期刊文献+

谐振开关电容变换器中潜电路现象的研究 被引量:25

STUDY OF SNEAK CIRCUIT IN RESONANT SWITCHED CAPACITOR CONVERTERS
下载PDF
导出
摘要 潜电路是潜伏在系统中的一种通路或状态,它在一定条件下出现并导致系统产生非预想到的特性。该文在降压式谐振开关电容变换器中发现潜电路现象,其特点是在控制策略完全不变的情况下,仅由电路扰动就会导致潜电路现象发生。文中从理论上分析了产生该潜电路现象的原因,证明了它是一种在过去研究中未曾观察到的新现象,推导得出了潜电路的发生条件及相应的变换器运行特性,并基于潜电路的回路特征,提出消除潜电路的相关措施,并将这一结果推广到其它类型的谐振开关电容变换器。实验结果证实了这一发现和理论分析结果。 Sneak circuit is a latent circuit path or condition that causes undesired function to occur at some certain conditions. The sneak circuit is discovered in the step-down resonant switched capacitor (RSC) converters for the first time. With the same control method, the sneak circuits in RSC converters will appear only by the converter disturbances. This paper derived the conditions that cause sneak circuits in step-down RSC converter and output characteristics with sneak circuits, then some methods are proposed to eliminate sneak circuits. The proposed sneak circuit analysis can be applied to other kinds of RSC converters. A step-down RSC prototype has been implemented. The sneak circuit phenomena and the method to eliminate them are verified by experiments.
作者 丘东元 张波
出处 《中国电机工程学报》 EI CSCD 北大核心 2005年第21期34-40,共7页 Proceedings of the CSEE
基金 国家自然科学基金项目(50507004)。
关键词 电力电子 潜电路 谐振开关电容变换器 拓扑 可靠性 Power electronics Sneak circuit Resonant switched capacitor converter Topology Reliability
  • 相关文献

参考文献19

二级参考文献80

  • 1杨双进.软件潜在分析技术及其应用[J].航天控制,1996,14(2):63-71. 被引量:7
  • 2石勇 杨旭 王兆安.开关电路拓扑的编号表示及其拓扑推演[A]..全国第二届特种电源与元器件年会论文集[C].中国:马鞍山,2002..
  • 3[1]Soto D.,Green T.C.,Coonick A.Mult-level converters and large power inverters[A].Sixth International Conference on Power Electronics and Variable Speed Drives[C].1996,:354-359.
  • 4[2]Newton C.,Sumner M.,Alexander T.Multi-level converters:a real solution to high voltage drives?[A].IEE Colloquium on Update on New Power Electronic Techniques[C].1997,:3/1-3/5.
  • 5[3]Jih-Sheng Lai,Fang Zheng Peng.Multilevel converters-a new breed of power converters[J].IEEE Transactions on Industry Applications,1996,32(3):509-517.
  • 6[6]Peng EZ.A generalized multilevel inverter topology with self voltage balancing.Industry Applications Conference,2000 [C].2000,(3):2024-2031.
  • 7Fung K S. Analysis and measarement of DCM power factor correctors[A]. IEEE APEC[C]. U.S.A Dallas, 1999: 709-715.
  • 8NaLbant M K. Power factor calculation and measurements[A]. IEEE APEC[C]. U.S.ALos Angeles, 1990.. 543-555.
  • 9Qiao C, Smedley K M. A topology survey of single-stage power factor corrector with a boost type input-current-shaper[J]. IEEE Transactions on Power Electronics, 2001, 16(3): 360-368.
  • 10Peng F Z. A generalized multilevel inverter topology with self voltage balancing [J].IEEE Transaction on lndustry Applications, 2001,37(2): 611-618.

共引文献265

同被引文献232

引证文献25

二级引证文献99

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部