期刊文献+

基于保角变换的片内互连线电容二维解析模型

2D Analytical Model for On-Chip Interconnect Capacitance Extraction Based on Conformal Mapping Method
下载PDF
导出
摘要 通过保角变换严格推导了计入交叠电场贡献的有用电容元的解析表达式,在此基础上提出的互连线二维解析模型能够在一定的连线截面几何参数范围内取得精确的提取结果.实验证明,对于双线系统和多线系统,文中推导的解析模型的提取误差的均方值分别小于2%和7%,均优于对比文献的提取精度.作为一种有竞争力的电容提取方法,该解析模型能够应用于互连线分析设计工具软件之中. Based on the conformal mapping method, we rigorously derive analytical expressions for useful elementary capacitances, including the contributions of superposition electric fields, upon which an accurate 2D analytical model of interconnect capacitance is established within certain parameter ranges of cross section geometries of interconnect lines. It is verified through simulation that the mean square errors of analytical models for double-line system and multi-line system are less than 2 % and 7 % respectively. The proposed expressions excel other referenced expressions in capacitance extraction accuracy, being able to act as a competitive capacitance extraction method embedded in interconnect analysis and design tools.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2005年第12期2676-2684,共9页 Journal of Computer-Aided Design & Computer Graphics
关键词 二维互连线分析 电容提取 保角变换 2D interconnect analysis capacitance extraction conformal mapping
  • 相关文献

参考文献17

  • 1Moore G E. Cramming more components onto integrated circuits [J]. Electronics, 1965, 38(8): 114~117.
  • 2Cheng C K, Lillis J, Lin S, et al. Interconnect Analysis and Synthesis [M]. New York: Wiley, 1999.
  • 3Davis J A, Venkatesan R, Kaloyeros A, et al. Interconnect limits on gigascale integration (GSI) in the 21st century [J].Proceedings of the IEEE, 2001, 89(3): 305~324.
  • 4Escovar R, Suaya R. Optimal design of clock trees for multigigahertz applications [ J ]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004, 23(3): 329~345.
  • 5Naeemi A, Venkatesan R, Meindl J D. Optimal global interconnects for GSI [J]. IEEE Transactions on Electron Devices, 2003, 50(4): 980~987.
  • 6Venkatesan R, Davis J A, Meindl J D. Compact distributed RLC interconnect models-Part Ⅳ: Unified models for time delay, crosstalk, and repeater insertion [ J ]. IEEE Transactions on Electron Devices, 2003, 50(4): 1094~1102.
  • 7Davis J A, Meindl J D. Compact distributed RLC interconnect models. Ⅰ. Single line transient, time delay, and overshoot expressions [J]. IEEE Transactions on Electron Devices, 2000,47(11): 2068~2077.
  • 8Hou H M, Sheen C S, Wu C Y. A novel modeling technique for efficiently computing 3-D capacitances of VLSI multilevel interconnections-BFEM [J]. IEEE Transactions on Electron Devices, 1998, 45(1): 200~205.
  • 9Chang W H. Analytical IC metal-line capacitance formulas [J].IEEE Transactions on Microwave Theory and Techniques,1976, 24(9): 608~611.
  • 10Sakurai T, Tamaru K. Simple formulas for two- and three-dimensional capacitance [J]. IEEE Transactions on Electron Devices, 1983, 30(2): 183~185.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部