期刊文献+

Compact-Parity Testing and Testable Design

Compact-Parity Testing and Testable Design
下载PDF
导出
摘要 Parity testing is one of the compact testing techniques,which, traditionally, relies on applying all 2n input combinations to an n-input combinational circuit without need of knowing the implementation of the circuits under test. The faults can be detected just by observing and comparing its parity of whole output of circuit with the expectation one. The way seemed to be less interesting to the test engineers in the past days, mainly due to the reasons of its exhaustive testing and time-consuming, which became a barrier as the number of input lines gets growing. However its great facility and convenience in testing still interest to the engineers who need to have a quick look at the qualities of the circuits without generating the test patterns for a given circuit to be tested. In this paper, a new approach called pseudo-parity testing is presented to deal with the dilemma we are facing: i. e. to change an exhaustive parity testing into a non-exhaustive one, followed by a pseudoparity testable design to help realize the new way of pseudoparity testing. The idea of pseudo-parity testing presented in this paper may resume its spirits towards its promising future. Parity testing is one of the compact testing techniques, which, traditionally, relies on applying all 2^n input combinations to an n-input combinational circuit without need of knowing the implementation of the circuits under test. The faults can be detected just by observing and comparing its parity of whole output of circuit with the expectation one. The way seemed to be less interesting to the test eagineers in the past days, mainly due to the reasons of its exhaustive testing and time-cousuming, which became a barrier as the number of input lines gets growing. However its great facility and convenience in testing still interest to the engineers who need to have a quick look at the qualities of the circuits without generating the test patterns for a given circuit to be tested. In this paper, a new approach called pseudo-parity testing is presented to deal with the dilemma we are facing: i. e. to change an exhaustive parity testing into a non-exhaustive one, followed by a pseudo- parity testable design to help realize the new way of pseudo-parity testing. The idea of pseudo-parity testing presented in this paper may resume its spirits towards its promising future.
作者 徐拾义
机构地区 School of Computers
出处 《Journal of Donghua University(English Edition)》 EI CAS 2005年第3期44-50,共7页 东华大学学报(英文版)
基金 This work was supported by National Natural Science Foundation of China under the grant No .60173029 and 60473033
关键词 超大规模集成电路 奇偶测试 紧致测试 可测试设计 parity, parity testing, pseudo-parity testing, parity testable design
  • 相关文献

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部