5PHAM D, AIPPERSPACH T, BOERSTLER D, et al. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor[J]. IEEE JSSC, 2006, 41(1): 179-196.
6OZTURK O, KANDEMIR M, KARAKOY M, et al. Customized on-chip memories for embedded chip multiproeessors[C]//ACM/IEEE Asia South Pacific Design Automation Conference. New York: ACM Press, 2005: 743-748.
7TAO J, KUNZE M, KARL W. Evaluating the cache architecture of multicore processors[C]//Parallel, Distributed and Network-Based Processing. Washington, D C: IEEE Computer Society, 2008: 12-19.
8BANAKAR R, STEINKE S, LEE B. Comparison of cache and scratch-pad-based memory systems with respect to performance, area and energy consumption[EB/OL]. [2009- 01-12]. http://ls12-www.cs.uni-dortrnund.de/publications/ html/../papers/2001-TechReport-762.ps.gz.
