期刊文献+

可重配置系统研究与分析 被引量:1

Analysis and Research on Reconfigurable System
下载PDF
导出
摘要 随着通信和多媒体技术的发展,出现了大量新的应用模型,传统的嵌入式设备一般采用专用硬件芯片或者基于纯粹的软件方案,很难兼顾性能和灵活性两个方面的要求。为此,能够兼顾两者优点的可重配置系统越来越受到工业界和学术界的重视,成为研究的热点。文章对可重配置系统进行了综述,从可重配置系统的硬件和软件结构两个角度出发,介绍了相关的研究工作,并展望了其未来的发展方向。 With the development of communication and multimedia technology,there are many new application models emerging.But the traditional embedded devices,which are custom logic based or pure software based,could hardly satisfy both performance and flexibility requirements.To overcome this obstacle,reconfigurable computing systems,which possess the characteristic of hardware and software solution simultaneously,become the hotspot of research and are regarded more and more important by industry and academe.In this paper,we have made a survey on reconfigurable computing system.The related research work is introduced from two aspects,system and software.In the end,the future evolution of reconfigurable computing system and associate researches are also speculated.
作者 鲁云萍
出处 《计算机工程与应用》 CSCD 北大核心 2005年第36期52-56,共5页 Computer Engineering and Applications
关键词 可重配置系统 粗粒度 细粒度 编译器 reconfigurable computing system,coarse grained,fine grained,compiler
  • 相关文献

参考文献25

  • 1G Lu,H Singh,M Lee et al.The MorphoSys Dynamically Reconfigurable System-on-Chip[C].In:The First NASA/DOD Workshop on Evolvable Hardware,Pasadena,California,1999:152-161
  • 2Estrin G,Bussel B,Turn R et al.Parallel processing in a restructurable computer system[J].IEEE Transaction on Computer system,1963:747-755
  • 3H Singh,M H Lee,G Lu et al.MorphoSys:An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications[J].IEEE Transaction on Computers,2000; 49 [(5):465-481
  • 4E Tau,D Chen,I Eslick et al.A First Generation DPGA Implementation[C].In:Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays,Monterey,California,1995:115-121
  • 5J R Hauser,J Wawrzynek.Garp:a MIPS Processor with a Reconfigurable Coprocessor[C].In:IEEE Symposium on FPGAs for Custom Computing Machines,Napa,California,1997:16-21
  • 6M Gokhale,W Holmes,A Kopser et al.Building and Using a Highly Parallel Programmable Logic Array[J].IEEE Computer,1991 ;1:81-89
  • 7P Bertin,D Roncin,J Vuillemin.Introduction to Programmable Active Memories[M].Prentice Hall,Systolic Array Processors,1989
  • 8S Hauck,T W Fry,M M Holser et al.The Chimaera reconfigurable functional unit[C].In:IEEE Symposium on Field-Programmable Custom Computing Machines,Napa,California,1996:87-96
  • 9R D Wittig,P Chow.OneChip:an FPGA processor with reconfigurable logic[C].In:IEEE Symposium on FPGAs for Custom Computing Machines,California,1996:126-135
  • 10M J Wirthlin.A Dynamic Instruction Set Computer[C].In:Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines,Napa,California,1995:99-107

同被引文献1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部