期刊文献+

动态可重配置的星上嵌入式实时计算系统 被引量:3

Dynamically Reconfigurable Embedded Real-time Computing System on Satellite
下载PDF
导出
摘要 卫星上由于特殊条件的限制,计算机处理速度满足不了对信号处理的需要,而且不能在有限的硬件规模和功耗的情况下灵活地实现各种计算处理功能。提出了一种基于嵌入式微处理器配合大规模现场可编程门阵列(FPGA)的动态可重配置结构的星上实时计算系统的体系结构设计,可在一块FPGA资源上通过动态重配置实现不同的信号处理功能。实际应用证明,处理速度和性能得到了大幅度提高。 At present, the speed of the micro-processor on the satellite cannot satisfy the need for the signal processing ability, and the high degree of flexibility can't be obtained based on the limited hardware resource and power consuming. An architecture dedicated to real-time signal computing system on satellite with dynamically reconfignrable architecture based on the embedded micro-processor and large scale Field Programmable Gate Arrays (FPGA) is presented. Based on the architecture, one piece of FPGA can be reconfignred dynamically to execute various signal processing algorithms. And the real application shows that the performance and computing speed can be improved in large range.
出处 《计算机应用研究》 CSCD 北大核心 2006年第1期204-205,209,共3页 Application Research of Computers
基金 上海市青年科技启明星计划资助项目(04QMX1483)
关键词 嵌入式 FPGA 动态可重配置 计算系统 信号处理 Embedded FPGA Dynamically Reconfigurable Computing System Signal Process
  • 相关文献

参考文献13

  • 1Tessier Russell, Burleson Wayne. Reconfignrable Computing for Digital Signal Processing: A Survey[J]. Journal of VLSI Signal Processing, 2001, 28(2): 7-27.
  • 2Compton Katherine, Hauck Scott. Reconfigurable Computing: A Survey of Systems and Software[J]. ACM Computing Surveys, 2002, 34(2):171-210.
  • 3Kessal L, Abel N, Demigny D. Real-time Imaging Processing with Dynamically Reconfigurable Architecture [J]. Real-time Imaging,2003, 57(9): 297-313.
  • 4M Khalid, J Rose. A Hybrid Complete-graph Partial-crossbar Routing Architecture for Muhi-FPGA Systems[J]. ACM/SIGDA International Symposium on FPGAs, 1998, 32(4): 45-54.
  • 5J Vuillemin, P Bertin. Programmable Active Memories: Reconfigurable Systems Come to Age[J]. IEEE Trans. VLSI Syst, 1996, 4(1): 56-69.
  • 6Bondalapati K, Prasnna V. Reconfigurable Computing: Architectures, Models and Algorithms[J]. Current Science, 2000, 78(7):828-837.
  • 7Bondalapati K. Modeling and Mapping for Dynamically Reconfigurable Hybrid Architectures[D]. Ph D Thesis, University of Southern California, 2001.
  • 8Bondalapati K, Prasanna V. The Hybrid System Architecture Model(HySAM) of Reconfigurable Architectures [ R ]. Technical Report,Department of Electrical Engineering-System, University of Southern California, 1998.
  • 9刘勇,何永孟,杨根庆.CDMA系统中一种新的基于MMSE多用户检测的自适应功率控制算法[J].电路与系统学报,2003,8(3):104-108. 被引量:3
  • 10贾鹏,李松.FPGA的动态可重配置技术[J].军事通信技术,2001,22(2):52-54. 被引量:5

二级参考文献16

  • 1Almutairi A F, Miller S L, Latchman H A, Wont T F. Power Control Algorithm for MMSE Receiver Based CDMA Systems[J]. IEEE Communications Letters, 2000- 11, 4 ( 11 ).
  • 2Yener A, Yates R D, Ulukus S. Interference Management for CDMA Systems through Power Control, Multiuser Detection and eamforming[J]. Trans.Inform.Theory 1999-10, 11.
  • 3Kumar P S, Holtzman J. Power Control for a Spread Spectrum System with Multiuser Receivers[A]. IEEE PIMRC'95[C]. 1995, 955-958.
  • 4Nettleton R W, Alavi H. Power Control for a Spread Spectrum Radio System[J]. in Proc.VTC, 1983, 242-246.
  • 5Viswanath P, Anantharam V, David N C. Optimal Sequences, Power Control, and User Capacity of Synchronous CDMA Systems with Linear MMSE Multiuser Recievers[J]. IEEE Trans.Inform. Theory, 1999-09, 45 (6).
  • 6Ulukus S, Yates R D. Adaptive Power Control and MMSE Interference Suppression[J]. ACM Wireless Networks, Special Issue on Multiuser Detection in Wireless Communication, 1998-11, 4(6): 489-496.
  • 7Ulukus S, Yener A. Iterative Joint Optimization of CDMA Signature Sequences and Reciever Filters [A]. 2002 Conference on Information Sciences and Systems, Princeton University[C]. 2002-03.
  • 8Aein J M. Power Balancing in Systems Employing Frequency Reuse[J]. COMSAT Tech.Review, 1973, 277-299.
  • 9Almutairi A F, Miller S L. MMSE Based Fully Distributed Power Control Algorithm[J]. 0-7803-5538-5/99(c) 1999 IEEE.
  • 10Sung C W, Leung K K, Wong W S. A Quality-Based Fixed-Step Power Control Algorithm with Adaptive Target Threshold[J]. IEEE Trans.on Vehicular Tech., 2000-07, 49(4).

共引文献6

同被引文献8

  • 1杨伟,罗蕾.嵌入式系统中的模块动态加载技术[J].单片机与嵌入式系统应用,2005,5(11):8-10. 被引量:14
  • 2WindRiver Systems Inc..VxWorks Application Programmers Guide 6.6[Z].2007.
  • 3WindRiver Systems Inc..WindRiver VxWorks Simulator User's Guide 6.6[Z].2007.
  • 4WileyRG.电子隋报-雷达信号截获与分析[M].吕跃广,译.北京:电子工业出版社,2008:1-2.
  • 5Mangione-Smith W H.Seeking solutions in configurable computing[J].Computer, 1997,30(12) : 38-43.
  • 6王伟,吴巨红,陈曾平,等.基于SystemACE的SoPC统一配置实现技术[C]//全国第4届信号和智能信息处理与应用学术会议论文集,2010.
  • 7谷銮,徐贵力,王友仁.FPGA动态可重构理论及其研究进展[J].计算机测量与控制,2007,15(11):1415-1418. 被引量:48
  • 8宁涛,王铮,龙川.面向一般应用的动态加载机制[J].计算机工程,2008,34(17):79-81. 被引量:7

引证文献3

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部