期刊文献+

SRAM 6T存储单元电路的PSPICE辅助设计 被引量:2

PSPICE aided design of SRAM 6T storage cell
下载PDF
导出
摘要 首先从双稳态电路入手,分析了 SRAM6T 单元电路的工作原理和设计要求。基于实际工艺下 MOS 晶体管的 SPICE 模型,给出了一组可行的设计参数。用 PSPICE 对设计出的6T 存储单元进行了功能验证。 A CMOS SRAM (static random access memory) 6T storage cell was analyzed and the PSPICE aided design method was provided. The SRAM basic storage cell was discussed, and the basic principles and design rules of SRAM cell circuit were described. Finally, The simulation results of PSPICE was presented.
出处 《电子产品可靠性与环境试验》 2005年第6期54-57,共4页 Electronic Product Reliability and Environmental Testing
关键词 静态随机存储器 双稳态 单元电路 尺寸 仿真 SRAM bistable cell circuit size simulation
  • 相关文献

参考文献5

  • 1UYEMURA J P.超大规模集成电路与系统导论[M].北京:电子工业出版社,2004..
  • 2RABAEY J M.Digital integrated circuits-a design perspective [M].Beijing:Tsinghua University Press,1999.
  • 3JOCOB R B,LI H W,BOYCE D E.CMOS circuit design,layout,and simulation [M].Beijing:China Machine Press,2003.
  • 4KENJI ANAMI,MASAHIKO YOSHIMOTO,HIROFUMI SHINOHARA,et al.Design considerration of a static memory cell [J].IEEE J.Solid-Static Circuits,1983,18(4):15-18.
  • 5NOBUMICHI OKAZAKI,TAKAAKI KOMATSU,NAOYA HOSHI.A 16 ns 2 k×8 Bit Full CMOS SRAM [J].IEEE J.Solid-State Circuits,1984,19 (5):22-26.

共引文献2

同被引文献15

  • 1陈火军,江建慧.VLSI电路短路和开路故障模型研究进展[J].计算机工程与科学,2005,27(4):49-53. 被引量:2
  • 2WANG Youren DENG Xiaoqian CUI Jiang YAO Rui ZHANG Zhai.Testing Cross-Talk Induced Delay Faults in Digital Circuit Based on Transient Current Analysis[J].Wuhan University Journal of Natural Sciences,2006,11(6):1445-1448. 被引量:2
  • 3贺朝会,李永宏,杨海亮.单粒子效应辐射模拟实验研究进展[J].核技术,2007,30(4):347-351. 被引量:18
  • 4Graham P, Caffrey M, Zimmerman J. Consequences and categories of SRAM FPGA configuration SEUs [C/OL]//Proceedings of the Military and Aerospace Applications of Programmable Logic Device. (2003- 09-11)[2009-03-15]. http://ldabs, org/ richcontent/ MAPLDCnO 3 /presentations/ c/ c6_graham_s, pdf.
  • 5IRoc Technologies. Radiation results of SER test of Actel, Xilinx and Altera FPGA instances[EB/OL]. (2004-10-25) [2009-04-02]. http://vcww, actel, com/documents/RadResultsIROCreport, pdf.
  • 6Dodd P E, Massengill L W. Basic mechanisms and modeling of single-event upset in digital microele- ctronies[C/OL]//IEEE Transactions on Nuclear Science. (2003-07-09)[2009-03-16]. http://ieeexplore, ieee. org/stamp/stamp, jsp? tp=&amumber= 1208578.
  • 7Srinivasan S, Gayasen A, Viiaykrishnan N, et al. Improving soft-error tolerance of FPGA configuration bits[C/OL.]//International Conference on Computer Aided Design. (2004-11-07)[2009-04-15]. http:// ieeexplore, ieee. org/stamp/stamp, jsp? tp= &arnumber=1382552.
  • 8Gill B S, Papachristou C, Wolff F G, A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA[C/OL] // Design Automation& Test in Europe Conference&. Exhibition. (2007-04-16) [2009-03-20]. http.//ieeexplore, ieee. org/stamp/stamp, jsp? tp&arnumber=4212014.
  • 9Degalahal V, Vijaykrishnan N, Irwin M J. Analyzing soft errors in leakage optimized SRAM design[C/ OL] ffProeeedings of 16th International Conference on VLSI Design. (2003-01-04)[2009-03-251. http://ieeexplore, ieee. org/stamp/stamp, jsp? tp=&arnumber=1183141.
  • 10Cha H, Patel J H. A logic-level model for alpha-particle hits in CMOS circuits[C/OL] // IEEE international Conference of Computer Design: VLSI in Computers and Processors. (1993-10-03)[2009-03-29]. http: ffieeexplore, ieee. org/stamp/stamp, jsp? tp= &arnumber= 393319.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部