期刊文献+

基于混合遗传算法的RTL激励生成 被引量:1

RT-Level Pattern Generation Scheme Using Hybrid Genetic Algorithms
下载PDF
导出
摘要 寄存器传输级(RTL)描述是目前应用最广泛的电路设计描述形式.在时序电路的RTL激励生成中,基于模拟的方法避免了帧扩展法庞大的搜索空间,但采用该方法常存在向量过多,质量不高等问题.本文充分考虑影响算法效率的各种因素,在此基础上,提出一种基于混合遗传算法的激励生成方法.该方法结合多种覆盖评估准则与故障模型作为激励生成目标,同时采用动态参数设置,实现全局—局域混合搜索机制.实验结果显示该方法是有效的. The Register Transfer Level (RTL) behavioral descriptions are widely used in IC designs. In pattern generation for sequential circuits at RTL, simulation-based methods avoid the large search space used in time-frame expansion methods,but the quality of patterns can't be guaranteed often. This paper proposes a pattern generation method based on hybrid genetic algorithms. Firstly a global-local hybrid search mechanism is adopted in this system; secondly, many coverage metrics and RTL fault model are taken into account; thirdly, dynamic parameter settings are used to enhance the efficiency of the method. At last the experimental results show the effectiveness of the proposed method.
出处 《小型微型计算机系统》 CSCD 北大核心 2006年第1期80-84,共5页 Journal of Chinese Computer Systems
基金 国家自然科学基金项目(90207002)资助 北京市科技重点项目(H020120120130)资助.
关键词 混合遗传算法 激励生成 模拟 hybrid genetic algorithm pattern generation simulation
  • 相关文献

参考文献16

  • 1Tupuri R. S,Krishnamachary A,Abraham J. A. Test geneiation for gigahertz processors using an automatic functional constraint extractor[C]. Proceedings of the Design Automation Conf. 1999,647-652.
  • 2Yiorgos Makris,Jamison Collins,Alex Orailoglu. Fast hierarchical test path construction for DFT-free controller-datapath circuits[C]. Proc. of Asian Test Symp. 2000,185-190.
  • 3Fallah F, Ashar P,Devadas S. Simulation vector generation from HDL descriptions for observability-enhanced statement coverage[C]. Proc. of 35th Design Automation Conferenee, 1999, 666-671.
  • 4Li Hua-wei,Min Ying-hta,Li Zhong-cheng. An RT-level ATPG based on clustering of c:ircuit states [C]. Proceedings of 10th IEEE Asian Test Symposium, 2001,213-218.
  • 5Corno F, Sonza Reorda M, Squillero G. High-level observability for effective high-level A.TPG [C]. Proc. of 18th IEEE VLSI Test Symp. 2000,411-415.
  • 6Serdar Tasiran, Kurt Keutzer. Coverage metrics for functional validation of hardware designs [J]. IEEE Design and Test of Computers, 2001,18(4) ,36-45.
  • 7Corno F,Cumani G,Sonza Reorda M, Squillero G. An RT-level fault model with high gate level eorrelation[J]. IEEE International High Level Design Validation Workshop,The Claremont Resort & Spa,Berkeley California November 8-10, 2000,3-8.
  • 8Yin Zhi-gang, Min Ying-hua, Li Xiao-wei, Li Hua-wei. A novel RTL behavioral description based ATPG method [J]. Jour. of Computer Science and Technology,May 2003,18(3):308-317.
  • 9Seshu S,Freeman D. N. The diagnosis of asynchronous sequential switching systems[J]. IRE Trans. on Electronic Computers,vol. EC-11,1962,459-465.
  • 10Saab D. G,Saab Y. G,Abraham J. A. CRIS:atest cultivation program for sequential VLSI circuits [C]. In: Proc. Int. Conf. Computer-Aided Design, 1992,216-219.

同被引文献14

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部