期刊文献+

一种数字中频上变频器的设计与实现 被引量:6

Design and Implementation of Digital Up Converter for Homenet
下载PDF
导出
摘要 基于家庭网络核心SOC平台,文章设计并实现了一种专用的数字中频上变频器;在系统级,利用系统建模工具MATLAB,完成了数字上变频器的行为建模及其功能划分;在电路级,完成了数字上变频器中主要功能模块的VLSI实现及其功能仿真。最后,搭建了基于XILINXVIRTEXIIXC2V1000-4FG256FPGA的家庭网络无线通信系统验证平台,验证了数字中频上变频器的功能,实现了家庭网络的无线通信协议。 Based on the classical system design flow, a custom digital up converter (DUC) IP is designed and implemented for Homenet system. At the system level, DUC behavior model is constructed and DUG system architecture, spectra distribution scheme and circuit parameters are confirmed with system modeling tool MATLAB. At the circuit level, the main function modules such as interpolator and numerically controlled oscillators (NCO) and so on are designed and implemented and the function simulation and logic synthesis are completed. At last, Homenet system verification flat including our custom digital up converter system is realized with Xilinx VirtexII XC2V1000-4FG256 FPGA.
出处 《微电子学与计算机》 CSCD 北大核心 2006年第1期1-5,10,共6页 Microelectronics & Computer
基金 国家863计划项目(2003AA121130)
关键词 SoC数字上变频器(DUC) 内插(interpolation) 数控振荡器(NCO) CORDIC SoC, DUC, Interpolation, NCO, CORDIC
  • 相关文献

参考文献5

  • 1.家庭控制子网通讯协议规范.[S].中华人民共和国质量技术监督局,2003年..
  • 2Antonio E de la Sema, Trade-off Between FPGA Resource Utilization and Roundoff Error in Optimized CSD FIR Digital Filters, Signals, Systems and Computers, 1994.1994 Conference Record of the Twenty-Eighth Asilomar Conference on Volume 1, 1994, 1:187-191.
  • 3YU HEN HU, CORDIC-based VLSI Architectures for Digital Signal Processing, IEEE Signal Processing Maga-zine, July, 1992.
  • 4Jeong-A Lee and Mubashir Ahmad, VLSI Implementation of CORDIC Angle Units, IEEE Transactions on Signal Processing, 1994.
  • 5Kishore Kota, Joseph R. Cavallaro, Numerical Accuracy and Hardware Tradeoffs for CORDIC Arithmetic for Special-Purpose Processors, IEEE Transactions on Computers,July 1998, 42(7).

同被引文献22

  • 1王辉,吴重庆,付松年,倪东.基于斩波自动稳零运算放大器的激光器平均光功率控制[J].今日电子,2004(8):45-47. 被引量:4
  • 2俞晓磊,徐大专.一种基于FPGA的数字上变频系统的设计[J].电光系统,2006(2):9-11. 被引量:1
  • 3徐赏林,李威,王继安,龚敏.高线性度低频压控振荡器的设计[J].微电子学与计算机,2006,23(8):42-45. 被引量:7
  • 4沈忠义,杨江平.高速任意调制波形产生器研制[J].现代电子技术,2007,30(14):15-17. 被引量:1
  • 5HARRIS F J, DICK C, RICE M. Digital receivers and transmitters using polyphase fiher banks for wireless communications. Microwave Theory and Techniques, 2003,51(4):1395-1412.
  • 6[美] 普埃克.通信系统原理(英文版)[M].北京:电子工业出版社,2007.
  • 7古萩隆嗣.数字滤波器与信号处理[M].王友功,译.北京:科学出版社.2003
  • 8Jenkins K A, Eckhardt J P. Measuring jitter and phase error in microprocessor phase- lockedloops[J]. IEEE Design & Test of Computers, 2000,17(2) :86 - 93.
  • 9Joonsuk Lee, Beomsup Kim. A low- noise fast - lock phaselocked loop with adaptive bandwidth control[J]. IEEE Journal of Solid- State Circuits, 2000,35(8) :1137-1145.
  • 10Joseph M Ingino. A 4GHz 40dB PSRR PLL for an SOC Application[ C]// IEEE International Solid State Circuits Conference, 2004. San Francisco, CA, USA, 2004:392 - 393, 469.

引证文献6

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部