1Okada K, Kawasaki S, Hirofuji Y. New experiment findings on stress induced leakage current of ultra thin silicon dioxides. Int Confon Solid State Devices and Materials,1994:565
2Depas M,Nigam T,Heyns M M. Soft breakdown of ultra-thin gate oxide layers. IEEE Trans Electron Devices, 1996,43 (9): 1499
3Sune J,Wu E Y,Jimenez D, et al. Statistics of soft and hard breakdown in thin SiO2 gate oxides. Microelectronics Reliability,2003,43(8) :1185
4Lin W H, Pey K L, Dong Z, et al. The statistical distribution of percolation current for soft breakdown in ultrathin gate oxide. IEEE Electron Device Lett, 2003,24 (5): 336
5Crupi F,Degraeve R, Groeseneken G, et al. On the properties of the gate and substrate current after soft breakdown in ultrathin oxide layers. IEEE Trans Electron Devices, 1998,45 (11) :2329
6Wu E Y,Stathis J H, Han L K. Ultra-thin oxide reliability for ULSI applications. Semicondor Science Technology, 2003,15: 425
7Li Wei,Yuan J S,Chetlur S,et al. An improved substrate current model for deep submicron MOSFETs. Solid State Electron, 2000,44:1985
8Gao X,Liou J J,Bernier J,et al. An improved model for substrate current of submicron MOSFETs. Solid State Electron, 2002,46:1395
9Chen I C,Holland S,Young K K,et al. Substrate hole current and oxide breakdown. Appl Phys Lett, 1986,49(11): 669
10Alers G B,Weir B E,Frei M Ret al. J-Ramp on sub-3nm dielectrics: noise as breakdown criterion. IEEE IRPS, 1999: 410
