期刊文献+

SoC中混合信号的测试 被引量:3

Test of Mixed Signal in SoC
下载PDF
导出
摘要 随着经济社会的发展,人们对消费类电子的多媒体功能要求越来越高;这极大促进了SoC中混合信号工艺的运用,但是随之而来的是SoC在测试上遇到了前所未有的难题,因为混合信号电路的集成使他不同于纯数字电路IC的测试。SoC中混合信号的测试是SoC进一步发展的瓶颈,这对研究提出了紧迫的要求。介绍SoC中混合信号测试面临的主要问题,着重讨论了混合信号边界扫描测试,内置自测试方法(BIST)等测试手段及各自的特点。展望了SoC混合信号测试的研究方向。 With the development of economy and the society, people's requirement on the multimedia function of consumption electronic product is higher and higher. This kind of demand greatly promotes tl,e using of mixed - signal craft in SoC. The integrating of mixed signal circuit makes SoC use a special test method which is difficult from the test of the purely digital circuit IC. A following problem is the testing of mixed signal in SoC, which was not met in the past. The test of m'xed signal is the bottleneck of the SoC development,and this proposes urgent demand to the research. This article focuses on the application of mixed signal in SoC and quotes a pressing request against the research on the test of mixed signal. In the article, the author introduces the major problems in the test of mixed signal in SoC,the boundary scan of mixed signal and the characters of BIST are discussed in details. At last,the author forecasts the future research of the test of mixed signal.
出处 《现代电子技术》 2006年第3期94-98,共5页 Modern Electronics Technique
基金 教育部新世纪优秀人才支持计划 湖南省杰出青年基金(03JJY1010) 高校博士点基金(20020532016) 湖南省科技计划项目(03GKY3115 04FJ2003 05GK2005) 湖南大学撷英计划资助
关键词 SOC 混合信号 扫描测试 内置自测试 SoC mixed signal scan test BIST
  • 相关文献

参考文献10

  • 1Baker K, Richardson A M, Dorey A P. Mixed Signal Test Techniques,Applications and Demands[J]. IEE Proceedings Circuits,Devices and Systems, 1996,143(6):358.
  • 2A1 - Qutayri M A. A Test Method and DFT Structure for Analog Modules in Mixed Signal Circuits[J]. IEEE Trans.Circuits & Systems-Ⅱ:Analog & Digtial Signal Processing. 2002,1:388.
  • 3Sam Duphat Huynh. Testability Analysis for Mixed Analog/Digtal Circuit Test Generation and Design for Test [D].Dissertation from University of Washington, 1999.
  • 4Soma M. Strcuctures and Concepts for Current - based Analog Scan. Proceeding of the IEEE Custom Intergrated Circuit Conference, 1995.517 - 520.
  • 5徐卫林,何怡刚,厉芸.数模混合信号的测试与仿真[J].现代电子技术,2004,27(22):80-82. 被引量:3
  • 6李鹏,姚立真.模拟/混合信号HDL的应用与发展[J].半导体情报,2001,38(2):7-11. 被引量:1
  • 7孙义闯,何怡刚.模拟电路可测拓扑条件和可测性分析及可测性设计[J].湖南大学学报(自然科学版),2002,29(1):85-92. 被引量:6
  • 8胡政,温熙森,杨拥民.数模混合信号测试总线——IEEE P1149.4[J].微电子测试,1997,11(2):40-43. 被引量:3
  • 9Fasang P P. Boundary Scan and Its Application to Analog Digital ASIC Testing in a Board/System Environment[J].Proc. CICC, 1989,22(4), 1 - 4.
  • 10Malaiya Y K, Jayasumana A P, Rajsuman R. A Detailed Examination of Bridging Faults Analysis. Proc IEEE Ine Test Conf,1997. 310 - 318.

二级参考文献11

  • 1何怡刚,罗先觉,邱关源.基于神经网络的模拟电路故障诊断优化近似方法[J].微电子学,1995,25(5):30-33. 被引量:3
  • 2何怡刚,罗先觉,邱关源.模拟电路故障诊断神经网络方法[J].湖南大学学报(自然科学版),1996,23(5):90-94. 被引量:9
  • 3胡政,温熙森,杨拥民.数模混合信号测试总线——IEEE P1149.4[J].微电子测试,1997,11(2):40-43. 被引量:3
  • 4孙义闯.模拟电路的k故障定值和可测性设计[J].电子测量与仪器学报,1988,2(3):25-31.
  • 5孙义闯 林在旭.非线性电路的故障诊断[J].大连海运学院学报,1986,12(1):74-83.
  • 6孙义闯.一类约束亚定线性代数方程组的求解理论和标法.中国机电工程学会第二届电路CAA和CAD学术会议文集[M].,1988.229-233.
  • 7Baker K, Richardson K M, Dorey A P. Mixed Signal Test -techniques, Applications and Demands. IEEE Proceddings on line no. 1996.
  • 8Fasang P P. Boundary Scan and Its Application to AnalogDigital ASIC Testing in a Board/System Environment. in Proc. CICC, 1989.
  • 9Wager K D, Williams T W. Design for Testability of Analog/Digital Networks. IEEE Trans. Ind. Electron,May 1989, Vol. 36, pp. 227 -230.
  • 10Yigang He. Fault Isolation in Nonlinear Analog Circuits with Tolerance Using the Neural -network Based L1norm [A]. proc. IEEE ISCAS'2001 [C], Sydney,2001. 854 -857.

共引文献8

同被引文献17

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部