工艺设计工具包PDK的应用及开发被引量：1

下载PDF

导出

摘要工艺设计工具包PDK在数模混合信号/射频电路设计中应用广泛。本文简要介绍了PDK的应用,并说明了如何使用Cadence的自动化开发系统PAS去开发PDK。

作者祝晓波冯江

机构地区上海交通大学微电子学院 Cadence公司

出处《电子设计应用》 2006年第2期77-78,76,共3页 Electronic Design & Application World

关键词 PDK GTE 工艺设计工具包自动化开发系统

同被引文献14

1ITRS.International technology roadmap for semiconductors[R]. 2011.
2Zhang Bo, Pan Weiwei, Zheng Yongjun, et al.A fully auto- mated large-scale addressable test chip design with high reliability[C]//20th European Conference on Circuit Theory and Design(ECCTD), 2011.
3Hansen C K.Effectiveness of yield-estimation and reliability- prediction based on wafer test-chip measurements[C]//Reli- ability and Maintainability Symposium, 1997.
4Wu Meng-Chiou, Lin Rung-Bin.Reticle floorplanning and wafer dicing for multiple project wafers[C]//6th International Sym- posium on Quality of Electronic Design,2005.
5Lukaszek W, Grambow K G, Yarbrough W J.Test chip based approach to automated diagnosis of CMOS yield problems[J].IEEE Transactions on Semiconductor Manufac- turing, 1990,3 ( 1 ) : 18-27.
6Ternisien D'ouville T,Jeanne J P,Leclercq J L,et al.Auto- matic test chip and test program generation: an approach to parametric test computer-aided design[C]//ICMTS, 1992.
7Van der Pauw L J.A method of measuring specific resistivity and hall effect of discs of arbitrary shape[J].Philips Research Reports, 1958,13 : 1-9.
8Chiang C, Kawa J.Design for manufacturability yield for nano-scale CMOS[M].[S.1.] : Springer, 2007.
9王阳元,张兴,刘晓彦,康晋锋,黄如.32nm及其以下技术节点CMOS技术中的新工艺及新结构器件[J].中国科学（E辑）,2008,38(6):921-932. 被引量：13
10孔睿,李莉.新型集成电路芯片测试仪[J].中国新通信,2009,11(9):90-93. 被引量：3

电子设计应用

2006年第2期

内容加载中请稍等...