高速动态电路设计被引量：1

下载PDF

导出

摘要本文介绍、分析了动态电路(Domino 电路)的基本原理和特点,并提出了一整套在加法器进位链中应用动态电路的具体电路。

作者王永建彭洪张志峰林正浩

机构地区同济大学微电子中心

出处《集成电路应用》 2006年第2期21-24,共4页 Application of IC

关键词动态电路加法器进位链

参考文献5

1郭劲松.[D].,.
2R. Jacob Baker, HamyW. Li ,David E. Boyce.CMOS circuit design, layout and simulation, p275-286.
3Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic. DIGITAL INTEGRATED CIRCUITS, A DESIGN PERSPECTIVE, SECOND EDITION. p284-308.
4Behrooz Parhami. COMPUTER ARITHMETIC, Algorithms and Hardware Designs. p91-107.
5Wurtz L. A scaling procedure for Domino CMOS logic. IEEE 12-15 April 1992 P:580 - 585 vol.2.

1OSMAN M Y, ELMASRY M I. Elmasry. Highly testable design of BiCMOS logic circuits [J]. IEEE Journal of Solid-State Circuits, 1994,29 ( 6 ): 671-678.
2LEE S S, ISMAIL M. 1.5 V full swing BiCMOS dynamic logic circuits[J]. IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, 1996, 13(9) :760-768.
3ZEITZOFF P M. Circuit, MOSFET, and front end process integration trends and challenges for the 180 nm and below technology generations: technology roadmap for semiconductors perspective [C]// Proceedings of 6^th International Conference Solid State and Integrated-Circuit Technology, 2001, (1) : 23-28.
4KANG S M. Elements of low power design for integrated systems[C]//Proceedings of the 2003 International Symposium on Low Power Electronics and Design,2003:205-210.
5KUO J B, SU K W, LOU J H. A high speed 1. 5 V clocked BiCMOS latch for BiCMOS dynamic pipelined digital logic VLSI systems[C]//Proceeding of the Eighth Annual IEEE International ASIC Conference and Exhibit. 1995:315-317.
6REZAUL S M, RAJAGOPAI. C, ULA N. Improved low voltage dynamic BiCMOS logic gates using output feedthrough[C]//IEEE 39^th Midwest Symposium on Circuits and Systems. 1996,1(18-21):94-97.
7CHEN H P, WU Y P. Low voltage BiCMOS dynamic logic gates[J]. Electronics Letters, 1994,30 ( 22 ) : 1849- 1850.
8阎石.数字电子技术基础[M].第4版.北京:高等教育出版社,2001.

集成电路应用

2006年第2期

内容加载中请稍等...