期刊文献+

片上模拟锯齿波发生器的实现方法 被引量:3

On-chip analog saw-tooth signal generator for ADC testing
下载PDF
导出
摘要 介绍了基于线性直方图法测量模—数转换器性能的片上模拟锯齿波发生器的实现方法。锯齿波的稳定幅度是通过校准电路来实现的。通过校准,锯齿波的幅值变化量可控制在很小范围内。应用不同的实际电路可得到相似的校准结果。 This paper is mainly about the implementation of an on-chip analog saw tooth signal generator used for test of ADC, which is based on linear histogram. The stable amplitude control relies on the calibration circuit. Results show that the saw-tooth signal amplitude is oscillated within small error through the calibration. Different structures are used to achieve the similar calibration result.
出处 《国外电子测量技术》 2006年第1期61-64,共4页 Foreign Electronic Measurement Technology
关键词 片上锯齿波发生器 CMOS工艺 内建自测试 saw tooth generator CMOS technology, build in test (BIT) .
  • 引文网络
  • 相关文献

参考文献9

  • 1M.J. Ohletz, "Hybrid Build In Self-Test (HBIST) for mixed analogue", digital integrated circuits, Proe.Eur. Test Conf. , pp. 306- 316, 1991.
  • 2N. Nagi, A. Chatterjee, J. Abraham, "A signature analyzer for analog and mixed-signal circuits", Proc.ICCD, pp. 284 -287, 1994.
  • 3K. Damm, W. Anheier, "HBIST of nonlinear analog building blocks in mixed-signal circuits", int. Mixed Signal Test. Workshop, pp. 791-796, 1993.
  • 4S. Bernard, F. Azais, Y. Bertrand and M. Renovell,"A High Accuracy Triangle-Wave Signal Generator for On-Chip ADC Testing", Proceedings of the Seventh IEEE European Test Workshop; 2002.
  • 5Benoit Provost, Edgar Sanchez-Sinencio, " On-Chip Ramp Generators for Mixed-Signal BIST and ADC Self-Test", IEEE Journal of Solid-State Circuits, pp.263 273, 2003.
  • 6F. Azais, S. Bernard, Y. Bertrand, M. Renovell, "Analog build-in saw-tooth generator for ADC histogram test", Mieroelectronies Journal, pp. 781-789,2002.
  • 7S. Bernard, F. Azais, Y. Bertrand and M. Renovell,"Analog BIST generator for ADC testing", Proceedings of the 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI systems, 2001.
  • 8F. Azais, S. Bernard, Y. Bertrand, M. Renovell, "Implementation of a Linear Histogram BIST for ADCs", Proceedings Design, Automation and Test in Europe, 2001.
  • 9M. Renovell, F. Azais, S. Bernard, Y. Bertrand, "Hardware Resource Minimization for Histogram-Based ADC BIST", Proe. VLSI Test symposium, pp. 247-252, 2000.

同被引文献20

引证文献3

二级引证文献10

;
使用帮助 返回顶部