期刊文献+

集成电路高层故障模型评估方法

Approach to Evaluate the High-level Fault Models
下载PDF
导出
摘要 给出了利用测试向量进行评估的基本理论方法,以及强对应集和弱对应集的定义及推论。按该方法,依不同模型生成测试向量,然后进行相互间的覆盖计算,以比较模型的优劣。最后对ITC99-benchmark电路进行实验,结果表明该方法是有效的。 This article presents the theory and method to evaluate the high level fault models by test patterns. The strong corresponding set and weak corresponding set are defined. The deduction is also presented. According to this method, test patterns are generated and then applied to different fault models. The result shows fault model is more effective. The experiment conducted on the benchmark of ITC99 reveals that the method is effective.
出处 《计算机工程》 EI CAS CSCD 北大核心 2006年第4期228-229,232,共3页 Computer Engineering
基金 国家自然科学基金资助项目(90207002 60242001) 中科院计算所基础研究基金资助项目(20036160)
关键词 模型评估 强对应集 弱对应集 Evaluation of fault models Strong corresponding set Weak corresponding set
  • 相关文献

参考文献3

  • 1尹志刚,闵应骅,李晓维,李华伟.A Novel RTL Behavioral Description Based ATPG Method[J].Journal of Computer Science & Technology,2003,18(3):308-317. 被引量:8
  • 2Corno F,Prinettp P,Reorda M S.Testability Analysis and ATPG on Behavioral RT-level VHDL[C].Proceeding of International Test Conference,Washington,1997:753-759.
  • 3Fallah F,Devadas S,Keutzer K.OCCOM-efficient Computation of Observability-based Code Coverage Metrics for Functional Verification[J].Computer-aided Design of Integrated Circuits and Systems,2001,20(8):1003-1015.

二级参考文献8

  • 1Min Y, Su S Y H. Testing functional faults in VLSI. In Proc. ACM/IEEE 19th Design Automation Conf., Las Vegas, NA, USA, June, 1982, pp.384-392.
  • 2Corno F, Reorda M Sonza, Squillero G. High-level observability for effective high-level ATPG. In Proc. 18th IEEE VLSI Test Symposium (VTSPO00), Montreal,Canada, May, 2000, pp.411-416.
  • 3Corno F, Reorda M Sonza, Squillero G. RTL ITC99 benchmarks and first ATPG result. IEEE Design & Test of Computers, July-August 2000, pp.44-53.
  • 4Corno F, Prinetto P, Rebaudengo M et al. GATTO: A genetic algorithm for automatic test pattern generation for large synchronous circuits. IEEE Trans. Computer-Aided Design, August, 1996, 15(8): 943-951.
  • 5Chiusano S, Corno F, Prinetto P. A test pattern generation algorithm exploiting behavioral information. In Proc. IEEE Asian Test Symposium (ATS'98), Singapore, December, 1998, pp.480-485.
  • 6Tupuri R S, Krishnamachaxy A, Abraham J A. Test generation for gigahertz processors using an automatic functional constraint extractor. In Proc. ACM/IEEE Design Automation Conference (DAC'99), 1999, New Orleans, Louisiana, pp.647--652.
  • 7Chen C H, Noh T H. VHDL behavioral ATPG and fault simulation of digital systems. IEEE Trans. Aerospace and Electronic System, April, 1998, 34(2): 428-447.
  • 8Indradeep Ghosh, Masahiro Fujita. Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams. IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, Maxch, 2001, 20(3): 402-415.

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部