基于VHDL的全数字单稳态电路研究

A Research on All Digital Monostable Circuit Based on VHDL

对在大规模可编程逻辑器件中实现单稳态电路的方法和程序设计进行了探讨,给出了实现不可重触发和可重触发功能的单稳态电路的VHDL程序,并对所有程序进行了计算机仿真。分析了影响全数字单稳态电路定时精度的原因及解决方法。

With the large-scale programmable logic device（PLD）, a method of making the digital monostable circuit work and the design of program are discussed in this paper. At the same time, the program based on VHDL about how to realize the functions of the nonretriggerable and retriggerabie monostable circuit is also given. Again, the simulation result proves it correctly. In addition, the reason for affecting the timing precision of the monostable circuit is analyzed and the solution of this problem is put forward.