期刊文献+

SOC测试访问机制 被引量:5

Test Access Mechanism for SOC
下载PDF
导出
摘要 以复用为基础,通过测试访问机制(TAM,TestAccessMechanism)实现对深嵌在SOC(SystemOnChip)内部的IP核(In鄄tellectualProperty,知识产权模块)的测试,是解决SOC测试的根本方法。本文将介绍现有的几类典型的测试访问机制:(1)直接测试访问,(2)基于总线的测试访问机制,(3)基于透明模型的访问机制等。分析它们的特点,探讨面临的主要问题。 Based on reuse, Test Access Mechanism (TAM) is the radical foundation to test the deeply embedded IP (Intellectual Property) from the pins of SOC at the chip level. Main and representative kinds of TAM: (1)direct test access mechanism, (2) test access mechanism based on Bus, (3) test access mechanism according to the transparency of the IP core, etc., are analyzed and surveyed from the reuse point in following. Finally, we discuss issues remain to be resolved.
出处 《微计算机信息》 北大核心 2006年第01Z期117-119,共3页 Control & Automation
基金 国家自然科学基金重大项目(90207016)
关键词 SOC IP核 测试访问机制 复用 SOC IP core Test Access Mechanism Reuse
  • 相关文献

参考文献15

  • 1D.Edenfeld A.Allan and W.H.JoynerJr.etal."2001 technology roadmap for semiconductors".IEEE Journal of Computer,35(1),Jan2002.p42-53
  • 2http://grouper.IEEE.org/groups/1500/index.html
  • 3Venkata Immaneni and Srinivas Ramnn,"Direct Access Test Scheme--Design of Block and Core Cells for Embedded ASICs," In Proceedings IEEE International Test Conference (ITC),Sep 1990.p.488-492
  • 4D.Flynn,"AMBA:Enabling Reusable on-chip Designs," IEEE Micro,17(4),July/Aug.1997.
  • 5P.Harrod."Tesing Reusable IP--A Case Study," In Proc of IEEE International Test Conference,1999.p493-498
  • 6P.Varma and S.Bhatia,"A Structured Test Reuse Methodology for Core-Based System Chips" In IEEE International Test Conference (ITC),Washington (DC),USA,Oct.1998.p294-302
  • 7E.J.Marinissen,R.Arendsen,G.Bos,H.Dingemanse,M.Lousberg,and C.Wouters,"A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores," In IEEE International Test Conference (ITC),Washington (DC),USA,Oct.1998.p284-293
  • 8M.Benabdenbi,W.Maroufi,and M.Marzouki,"Cas-Bus:A Scalable and Reconfigurable Test Acces Mechanism for Systems on a Chip," In IEEE Design Automation and Test in Europe (DATE),Paris,France,March 2000,p141-145.
  • 9M.Benabdenbi,W.Maroufi,and M.Marzouki,"CAS-BUS:A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing,"In JOURNAL OF ELECTRONIC TESTING:Theory and Applications,Kluwer Academic Publishers.18,2002,p455-473
  • 10E.J.Marinissen,K.Kuiperand C.Wouters,"Testability and Test Protocol Expansion in Hierarchical Macro Testing",In Proc.of Third European Test Conference,Apr 1993.p28-36

二级参考文献1

  • 1.C8051FO2O数据资料[EB/OL].http://www.xhl.com.cn/,.

共引文献15

同被引文献17

引证文献5

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部