期刊文献+

A Low Power SRAM/SOI Memory Cell Design

一种低压低功耗SRAM/SOI单元设计(英文)
下载PDF
导出
摘要 A modified four transistor (4T) self-body-bias structured SRAM/SOI memory cell is proposed. The structure is designed and its parameters are obtained by performance simulation and analysis with TSUPREM4 and MEDICI.The structure saves area and its process is simplified by using the body resistor with buried p^+ channel beneath the nMOS gate instead of the pMOS of 6T CMOS SRAM. Furthermore, this structure can operate safely with a 0.5V supply voltage, which may be prevalent in the near future. Finally, compared to conventional 6T CMOS SRAM,this structure's transient responses are normal and its power dissipation is 10 times smaller. 提出一种改进4管自体偏压结构SRAM/SOI单元.基于TSUPREM4和MEDICI软件的模拟和结构性能的分析,设计单元结构并选取结构参数.该结构采用nMOS栅下的含p+埋沟的衬底体电阻代替传统6管CMOSSRAM单元中的pMOS元件,具有面积小、工艺简单的优点.该结构可以在0.5V的电源电压下正常工作,与6管单元相比,该单元瞬态响应正常,功耗只有6管单元的1/10,满足低压低功耗的要求.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第2期318-322,共5页 半导体学报(英文版)
关键词 SRAM/SOI memory cell self body bias low power SRAM/SOI 存储单元 白体偏压 低压低功耗
  • 相关文献

参考文献6

  • 1Jacobs J B,Unnikrishnan S,Grider T,et al.Short channel effects.and delay hysteresis for 0.25μm SOI technology with minrmal process changes from the bulk technology.IEEE International SOI Conference,1998:111
  • 2Thomas O,Amara A.Ultra low voltage design considerations of SOI SRAM memory cells.IEEE International Symposium on Circuits and Systems,2005,5:4094
  • 3Kotabe A,Osada K,Kitai N,et al.A low-power four-transistor SRAM cell with a stacked vertical poly-silicon PMOS and a dual-word-voltage scheme.IEEE J Solid-State Circuits,2005,40(4):870
  • 4Terauchi M,Terada K.‘Self-body-biased' SOI MOSFET through ‘depletion isolation effect'.IEEE International SOI Conference,1999:36
  • 5Chang S J,Chang C Y,Chen C,et al.High-performance and high-reliability 80-nm gate-length DTMOS with indium super steep retrograde channel.IEEE Trans Electron Devices,2000,47(12):2379
  • 6Terauchi M.A novel 4T SRAM cell using ‘ self-body-biased'SOI MOSFET structure operating at 0.5V.IEEE International SOI Conference,2000:108

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部