期刊文献+

一种纳米计算结构上的(m,n)选择网络 被引量:1

(m,n)-selection networks on a nanocomputing architecture
下载PDF
导出
摘要 通过分析一种新的结构模型——Cell MatrixTM,以及在其上实现的(m,n)选择网络,在晶格结构上实现比较器单元,然后构建互连网络连接各级比较器,从而实现了平衡分组选择网络.实验用晶格开销数目和晶格延迟时间数来衡量算法实现的复杂度,给出了该网络的开销(均是多项式级),具有良好的使用性.该模型上算法的实现过程以及开销分析,体现了Cell MatrixTM结构上计算的便捷性与独特性. Parallel sorting and selection are fundamental in the design of parallel algorithms. There are mature theories about them and new results are continually produced. A new architecture, Cell Matrix^TM and the realization of (m, n)-selection networks were introduced. Cell Matrix^TM is a two-dimensional parallel architecture composed of homogenous cells. It is convenient both for manufacturing and realization of software and hardware on it. Together with its scalability, this architecture is a good choice for future nanocomputers. An (m,n)-selection network, composed of layer of the Batcher's comparators, chooses the m smallest or largest numbers from n numbers. Comparators are first realized on cells and then interconnect networks link each layers of comparators to form a balanced group selection network. The complexity of algorithms can be measured by the number of cells and the number of cell delays and cells and delays of a selection network are both polynomial. The realization and analysis reveal the convenience and unique programming style of the Cell Matrix^TM. Based on the research, some ideas are given of future work.
出处 《中国科学技术大学学报》 CAS CSCD 北大核心 2006年第2期202-207,共6页 JUSTC
基金 国家"863"计划(2001AA111041 2002AA104560)资助
关键词 CELL Matrix^TM Batcher比较器 (m n)选择网络 平衡分组选择网络 Cell Matrix^TM Batcher's comparator (m, n)-selection network balanced group selection network
  • 相关文献

参考文献14

  • 1Cell Matrix Corporation.Cell Matrix TM[EB/OL].http://www.cellmatrix.com.
  • 2Durbeck L,Macias N.The Cell Matrix:an architecture for nanocomputing[J].Nanotechnology,2001,12(3):217-230.
  • 3Cell Matrix Corporation.some applications[EB/OL].http://www.cellmatrix.com/entryway/products/applications/applications.html.
  • 4HUANG Y,DUAN X,CUI Y,et al.Logic gates and computation from assembled nanowire building blocks[J].Science,2001,294(11):1 313-1 317.
  • 5Bachtold A,Hadley P,Nakanishi T,et al.Logic circuits with carbon nanotube transistors[J].Science,2001,294(11):1 317-1 320.
  • 6Macias N.Ring around the PIG:a parallel GA with only local interactions coupled with self-reconfigurable hardware platform to implement an O(0)evolutionary cycle for EHW[C]∥Proceedings of the Congress of Evolutionary Computation,IEEE Press,1999:1 067-1 075.
  • 7Macias N.The pig paradigm:the design and use of a massively parallel fine grained self-reconfigurable infinitely scalable architecture[C]∥Proceedings of the first NASA/DoD workshop on Evolvable Hardware,IEEE Press,1999:175-180.
  • 8PAN Y,Mounir H,LI K.Efficient and scalable quicksort on a linear array with a reconfigurable pipelined bus system[J].Future Generation Computer Systems,1998,13(6):501-513.
  • 9SHEN H,Sarnath R.Optimal parallel selection in sorted matrices[J].Information Processing Letters,1996,59(3):117-122.
  • 10Batcher K E.Sorting networks and their applications[J].1968 SJCC,AFIPS Proc.Atlantic NJ:MDI Publications,1968:307-314.

共引文献1

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部