期刊文献+

基于AES和DES算法的可重构S盒硬件实现 被引量:12

Hardware Implementation of a Reconfigurable S-box Based on AES and DES Algorithm
下载PDF
导出
摘要 密码芯片的可重构性不仅可以提高安全性,而且可以提高芯片适应性.S盒是很多密码算法中的重要部件,其可重构性对密码芯片的可重构性有重大影响.文章在分析AES和DES算法中S盒硬件实现方法的基础上,利用硬件复用和重构的概念和相关技术,提出了一种可重构S盒(RC-S)结构及其实现方法.实验结果表明RC-S可用于AES算法和DES的硬件实现.基于RC-S的AES、DES密码模块规模分别是AES、DES模块的0.81/1.13,性能分别是DES/AES的0.79/0.94. The reconfiguration can improve not only the security but also the adaptability of the cipher chip. S-boxes are important components. In many cryptographic algorithms, its reconfiguration has great influence on the reconfiguration of the cipher chip. In this paper, the hardware implementation of the S-boxes of AES and DES algorithm is analyzed, and the structure and the implementation of a reconfigurable S-box (RC-S) are given. The result of the RC-S experiment proves that the RC-S can be used in the hardware implementation of AES and DES algorithm. The size of the AES/DES cipher module based on RC-S is 81% and 113% of the AES and DES cipher chip respectively, and the performance is 79% and 94% of the AES/DES cipher chip respectively.
出处 《小型微型计算机系统》 CSCD 北大核心 2006年第3期446-449,共4页 Journal of Chinese Computer Systems
关键词 可重构S盒 密码芯片 AES算法 DES算法 reconfigurable S-box cipher chip AES algorithm DES algorithm
  • 相关文献

参考文献13

  • 1Yukio MITSUYAMA,Zaldy ANDALES,Takao ONOYE et al.A dynamically reconfigurable hardware-based cipher chip[C].Proceedings of the 2001 conference on Asia and South Pacific Design Automation.2001.1,11-12.
  • 2Joan Daemen,Vincent Rijnmen[Z].AES Proposal:Rijndael.September 3,1999,Version 2.
  • 3Verbauwhede I M,Schaumont P R,Kuo H.Deign and performance testing of A 2.29 Gb/s rijndael processor[J].IEEE J.of Solid State-Circuit,March 2003,38,(3):569-572.
  • 4Henry Kuo,Ingrid Verbauwhede.Architectural optimization for a 1.82Gbits/sec VLSI implementation of the AES Rijndael algorithm[C].Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems,2001,51-64.
  • 5PAN ZHi-bo,ZHENG Bao-yu,WU Meng.An Improved Rijndael algorithm and its implementation on DSP[J].The Journal of China Universities of Posts and Telecommunications,Sep.2003,62-68.
  • 6Anna Labbé,Annie Pérez and Jean-Michel Portal.Efficient hardware implementation of crypto-memory based on AES algorithm and SRAM architecture[J].IEEE International Symposium on Circuits and Systems,May.2004.
  • 7S.Morioka and A.Satoh.An optimized s-box circuit architecture for low power AES design[C].Proc.CHES 2002,LNCS Vol.2523,172-186.
  • 8Nist.Data Encryption standard(DES)[Z].FIPS PUB 46-3,Reaffirmed,October 25,1999.
  • 9Wong K,Wark M,Dawson E.A single chip FPGA implementation of the data encryption standard (DES)algorithm[C].IEEE Global Telecommunications Conference,Nov.1998.
  • 10Ihn Kim,Craig S.Steele,Jefferey G.Koller.A Fully Pipelined,700MBytes/s DES encryption core[C].Proceedings of Ninth Great Lakes Symposium on VLSI,1999.

同被引文献61

引证文献12

二级引证文献27

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部