期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

时序电路状态覆盖向量的遗传方法筛选 被引量：1

Genetic Selecting Test Patterns that Cover States of Sequential Circuits at RT-Level
下载PDF
导出
摘要 传统的状态覆盖方法对电路的数据单元测试不足,而随机测试方法又具有盲目性·在综合2种方法的基础上,给出一种以状态与状态转换覆盖率为评估、以遗传筛选为工具对生成的测试向量进行择优选择的方法·为了指导测试生成,给出了动态状态转换与静态状态转换概念·同时,基于该方法给出一个测试生成工具GRTT·最后,将文中方法实验于ITC99-benchmark电路,并将实验结果与测试生成系统X-Pulling的结果进行比较· The merit and shortcoming of traditional states covering method and genetic method are analyzed in this article. A new genetic selecting approach is presented to overcome the shortcoming of these two methods. First, it can be implemented at RT-level. Second, it uses state coverage as fitness function, which is useful to test the control-part of the circuit. Third, it can test the control part and data part of circuit at the same time. The concept about dynamic state transfer and static state transfer are also brought up in this paper to direct test pattern generation. Based on this approach, an ATPG toot named GRTT is developed. Experimental results on ITC99-benchmarks show that GRTT can get excellent results not only in coverage but also in run-time. In comparison with X-Pulling, an experimental RT-level ATPG system, GRTT runs faster.
作者 杨修涛 鲁巍 李晓维
机构地区 中国科学院计算技术研究所先进测试技术实验室
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2006年第2期251-256,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(90207002)
关键词 静态状态转换 动态状态转换 遗传算法 测试向量生成 static state transfer dynamic state transfer genetic algorithm test pattern generation
分类号 TP391.76 [自动化与计算机技术—计算机应用技术]
  • 相关文献

参考文献10

  • 1Corno F,Prinetto P,Rebaudengo R,et al.GATTO:a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits[J].IEEE Transactions on Computer-Aided Design,1996,15(8):991-1000
  • 2Li Huawei,Min Yinghua,Li Zhongcheng.An RT-level ATPG based on clustering of circuit states[C] //Proceedings of the 10th Asian Test Symposium (ATS'01),Kyoto,2001:213-218
  • 3Huang C-Y,Cheng K-T.A new extended finite state machine(EFSM) model for RTL design verification[C] //Proceedings of IEEE International High Level Design Validation and Test Workshop,San Diego,California,1998:47-53
  • 4尹志刚,闵应骅,李晓维,李华伟.A Novel RTL Behavioral Description Based ATPG Method[J].Journal of Computer Science & Technology,2003,18(3):308-317. 被引量：8
  • 5Gao Yan,Shen Li.A high-level testing generation method based on Verilog RTL model[C] //Proceedings of Workshop on RTL and High Level Testing(WRTLT03),Xi'an,2003:61-67
  • 6Shen Li.VRM:Verilog RTL model for high-level testing[C] //Proceedings of Workshop on RTL and High Level Testing(WRTLT03),Xi'an,2003:43-48
  • 7Xu Shiyi.Forecasting the efficiency of test generation algorithms for digital circuits[C] //Proceedings of the 10th Asian Test Symposium (ATS'00),Taiwan,2003:179-185
  • 8Zhu Ming,Bian Jinian,Wu Weimin,et al.Property classification for hybrid verification[C] //Proceedings of Workshop on RTL and High Level Testing(WRTLT03),Xi'an,2003:129-132
  • 9Corno F,Prinetto P,Rebaudengo M,et al.A new approach for initialization sequences computation for synchronous sequential circuits[C] //Proceedings of International Conference on Circuit Design,Austin,Texas,1997:381-386
  • 10Ferrandi F,Ferrara G,Sciuto D,et al.Functional test generation for behaviorally sequential models[C] //Proceedings of Design,Automation and Test in Europe 2001,Munich,2001:403-410

二级参考文献8

  • 1Min Y, Su S Y H. Testing functional faults in VLSI. In Proc. ACM/IEEE 19th Design Automation Conf., Las Vegas, NA, USA, June, 1982, pp.384-392.
  • 2Corno F, Reorda M Sonza, Squillero G. High-level observability for effective high-level ATPG. In Proc. 18th IEEE VLSI Test Symposium (VTSPO00), Montreal,Canada, May, 2000, pp.411-416.
  • 3Corno F, Reorda M Sonza, Squillero G. RTL ITC99 benchmarks and first ATPG result. IEEE Design & Test of Computers, July-August 2000, pp.44-53.
  • 4Corno F, Prinetto P, Rebaudengo M et al. GATTO: A genetic algorithm for automatic test pattern generation for large synchronous circuits. IEEE Trans. Computer-Aided Design, August, 1996, 15(8): 943-951.
  • 5Chiusano S, Corno F, Prinetto P. A test pattern generation algorithm exploiting behavioral information. In Proc. IEEE Asian Test Symposium (ATS'98), Singapore, December, 1998, pp.480-485.
  • 6Tupuri R S, Krishnamachaxy A, Abraham J A. Test generation for gigahertz processors using an automatic functional constraint extractor. In Proc. ACM/IEEE Design Automation Conference (DAC'99), 1999, New Orleans, Louisiana, pp.647--652.
  • 7Chen C H, Noh T H. VHDL behavioral ATPG and fault simulation of digital systems. IEEE Trans. Aerospace and Electronic System, April, 1998, 34(2): 428-447.
  • 8Indradeep Ghosh, Masahiro Fujita. Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams. IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, Maxch, 2001, 20(3): 402-415.

共引文献7

同被引文献14

引证文献1

计算机辅助设计与图形学学报
2006年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部