期刊文献+

基于多项式符号运算的时钟周期确定新方法 被引量:1

A new clocking algorithm based on polynomial manipulations
下载PDF
导出
摘要 采用多项式符号代数理论建立了包含时序元件的整个同步时序电路的统一多项式符号描述形式,并采用WGL(weighted general lists)模型进行多项式的符号运算.在时序电路统一多项式描述和及其WGL运算的基础上,通过对有限状态机的简化比较,提出一种完全考虑周期的时序特性的时钟周期确定算法.该方法打破了传统上认为时钟周期要不小于实际传输延迟的认识;通过对多种现有方法的实验比较,该方法可以在不增加计算复杂度的情况下比现有方法找到更精确的时钟周期;实验还表明电路正常工作的时钟周期可以在不使用流水的情况下比实际传输延迟小很多. A new method is presented that breaks the traditional premise that cycle time should be no less than the actual delay of the circuit. A uniform polynomial representation of the whole sequential circuit adopting polynomial symbolic algebra was established, and the weighted general lists (WGL) model was used for polynomial operations. Then a new clocking algorithm considering the sequential nature of the cycle time was proposed, which is based on the uniform polynomial representation and WGL manipulations. Experimental results show that more-precise cycle times can be found by this method and that the normal cycle time may be much less than the actual delay without using pipelining.
出处 《哈尔滨工程大学学报》 EI CAS CSCD 北大核心 2006年第1期94-98,共5页 Journal of Harbin Engineering University
基金 国家自然科学基金(69973014和60273081) 黑龙江省自然科学基金(F0209) 哈工程大学基础研究基金(HEUF04088)
关键词 时钟周期 多项式 电路延迟 cycle time polynomial circuit delay
  • 相关文献

参考文献9

  • 1DEVADAS S,KEUTZER K,MALIK S.Computation of floating mode delay in combinational circuits:theory and algorithms[J].IEEE Trans CAD,1993,12(12):1913-1923.
  • 2BHATTACHARYA D,AGRAVAL P.Test generation for path delay faults using binary decision diagrams[J].IEEE Trans Computers,1995,44(3):434-447.
  • 3LAM W K C,BRAYTON R K.Timed Boolean functions[M].[s.l.]:Kluwer Academic Publisher,1994.
  • 4闵应骅,李忠诚.An Analytical Delay Model[J].Journal of Computer Science & Technology,1999,14(2):97-115. 被引量:4
  • 5YALCIN H,MORTAZAVI M,PALERMO R C,et al.East and accurate timing characterization using functional information[J].IEEE Trans CAD,2000,20(2):371 -377.
  • 6LIOU J J,CHENG K T,KUNDU S.Fast statistical timing analysis by probabilistic event propagation[A].In Proc 38th DAC[C].Las Vegas,2001.
  • 7HAKAN Y,ROBERT P.An advanced timing characterization method using mode dependency[A].In Proc 38th DAC[C].Las Vegas,2001.
  • 8DU Z J,FENG G,MA G S.Exact timing analysis for high performance design[A].In Proc 6th ICYCS[C].HangZhou,2001.
  • 9DU Z J,MA G S,FENG G.A WGL verification approach based on polynomial symbolic manipulations[A].IEEE Int'l Proc WRTLT'03[C].Xi'an,2003.

二级参考文献6

  • 1Min Y H,Sci China E,1997年,40卷,3期,250页
  • 2Cheng K T,IEEE Trans Comput Aided Des,1996年,15卷,8期
  • 3闵应骅,Proc ATS’95,1995年
  • 4闵应骅,Proc ATS’94,1994年
  • 5Gray C T,IEEE Trans Comput Aided Des,1994年,13卷,8期
  • 6Lin C J,IEEE Trans Comput Aided Des,1987年,6卷,694页

共引文献3

同被引文献6

  • 1Arunachalam R,Rajagopal K,Pileggi L T.TACO:timing analysis with coupling[A].Proc Des Auto Conf[C].Los Angeles,CA,USA.2000.266-269.
  • 2Abbaspour S,Pedram M.Gate delay calculation considering the crosstalk capacitances[A].Proc Asia South Pacific Des Auto Conf[C].Yokohama,Japan.2004.852-857.
  • 3Chai D,Kondratyev A,Ran Y-J,et al.Temporofunctional crosstalk noise analysis[A].Proc Des Auto Conf[C].Anaheim,USA.2003.860-863.
  • 4Arunachalam R,Blanton R D,Pileggi L T.False coupling interactions in static timing analysis[A].Proc Des Auto Conf[C].Las Vegas,USA.2001.726-731.
  • 5Lee H,Heo S,Kim J.Global false path-aware hierarchical timing analysis[A].30th Annual Conf of IEEE Industrial Electronics Society[C].Busan,South Korea.2004.1963-1965.
  • 6Brand D,Iyengar V S.Timing analysis using functional analysis[J].IEEE Trans Comp,1988,37(10):1309-1314.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部