期刊文献+

相变存储器的高可靠性多值存储设计

A Novel Design for Multilevel Storage and Superb Reliability in Phase-Change Memory
原文传递
导出
摘要 基于相变存储器(PCM)已有的2T2R结构,提出一种以比值为导向的状态定义方法,以实现2T2R结构下PCM的多值存储.它在相变电阻具有4态可编写的能力下,可以实现单元内8态存储,同时对小尺寸验证,而对PCM存储电路的优化将使得PCM更具竞争力.同样基于这种以比值为导向的状态定义,一种软硬件相结合的新型纠错码方法使得对全部数据位的错误监测成为可能. A novel ratio-oriented definition based on 2T2R (two transistors & two phase change resistors(PCR)) phase change memory (PCM) cell structure is proposed to gain a high density by multilevel storage. In this novel solution, no reference is needed and superb reliability remains still as conventional 2T2R, which is crucial when feature size scales to nanometer technology node. A behavioral SPICE model together with a preliminary simulation proves the idea to be feasible, and further optimization has been carried out. In addition, based on the ratio-oriented definition, a simpler and faster Error Correction Codes (ECC) can be realized with AlL-Error-Detection (AED) feasible.
出处 《复旦学报(自然科学版)》 CAS CSCD 北大核心 2006年第1期49-53,72,共6页 Journal of Fudan University:Natural Science
关键词 相变存储器 2T2R 多值存储 一维比值空间 校验纠错码 PCM 2T2R multilevel storage one-dimensional ratio space(ODRS) error correction codes (ECC)
  • 相关文献

参考文献10

  • 1Lai S,Lowrey T.OUM-A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications[EB/OL].http://ieeexplore.ieee.org/il5/7704/21092/0097963 6.pdf,2001-12-05/2005-03-01.
  • 2Hwang Y N,Hong J S,Lee S H,et al.Full integration and reliability evaluation of phase-change RAM based on 0.24 μm CMOS technologies[EB/OL].http://ieeexplore.ieee.org/iel5 /8657/27436/01221141.pdf,2003-06-12/2005-03-01.
  • 3Gill M,Lowrey T,Park J.Ovonic unified memory-A high-performance nonvolatile memory technology for stand-alone memory and embedded applications[ EB/OL].http://ieeexplore.ieee.org /iel5/7787/21411/00993006.pdf,2002-02-07/2005-03-01.
  • 4Cho W Y,Cho B H,Choi B G,et al.A 0.18 μm 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM)[EB/OL].http://ieeexplore.ieee.org/iel5/9264/29428/0133258 3.pdf,2004-02-19/2005-03-01.
  • 5Hwang Y N,Lee S H,Ahn S J,et al.Writing current reduction for high-density phase change PRAM[ EB/OL].http://ieeexplore.ieee.org/iel5/8960/28396/01269422.pdf,2003-12-10/2005-03 -01.
  • 6Ovshinsky S R.Symmetrical current controlling device[P].USA:3,271,591,Sept.1966.
  • 7Ovshinsky S R.Method and apparatus for storing and retrieving information[P].USA:3,530,441,Sept.1970.
  • 8Maimon J,Spall E,Quinu R,et al.Chalcogenide-based non-volatile memory technology[ EB/OL].http://ieeexplore.ieee.org/iel5/7416/20148/00931188.pdf,2001-03-17/2005-03-01.
  • 9Takata M,Nakayama K,Kasai T,et al.Multiple programming method and circuitry for a phase change nonvolatile random access memory (PRAM)[J].IEICE Trans electron,2004,E87-C (10):1679-1685.
  • 10Pirovano A,Lacaita A L,Pellizzer F,et al.Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials[J].IEEE Trans electron device,2004,51(5):714-719.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部