期刊文献+

一种适合于高速、高精度ADC的采样/保持电路 被引量:2

A Take/Hold Circuit for High Speed & Resolution ADC
原文传递
导出
摘要 采用非复位结构,在SMIC0.18μm CMOS工艺下,设计并实现了一种采样/保持电路,其性能满足10位精度、100MS/s转换速率的ADC的要求.电路在0~125℃,三种工艺角下仿真,其性能均满足要求;T/H电路的核心—OTA,经流片并测试,结果表明其功能正确,功耗与仿真值一致。 Using non-reset architecture, a take/hold circuit for 10 bit 100 MS/s ADC is implemented in SMIC 0.18 μm CMOS process. Simulation result proved the implementation. The core of T/H eireuit-OTA is fabricated. The measured results have shown that the OTA works fluently and the power consumption is near that simulated.
出处 《复旦学报(自然科学版)》 CAS CSCD 北大核心 2006年第1期58-62,共5页 Journal of Fudan University:Natural Science
关键词 采样/保持电路 运算跨导放大器 高速 高精度模数转换器 take/hold circuit operational trans-eonductance amplifier(OTA) high-speed & resolution ADC
  • 相关文献

参考文献8

  • 1拉扎维·毕查德.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:345-346.
  • 2Nicollini G,Confalonieri P,Senderowicz D.A fully differential sample-and-hold for high-speed applications[J].IEEEJSSC,1989,24(12):1461-1465.
  • 3Chilakapati U,Fiez T S.Effect of switch resistance on the SC integrator settling time[J].IEEE Transactions on circuits and systems-Ⅱ:analog and digital signal processing,1999,46 (6):810-816.
  • 4Bult K,Geelen G.A fast-settling CMOS op amp for SC circuits with 90-dB DC gain[J].IEEE JSSC,1990,25(6):1379-1384.
  • 5Allen P E,Holberg D R.CMOS模拟电路设计[M].第二版.北京:电子工业出版社,2002:303-307,72-87.
  • 6Sumanen L,Waltari M,Halonen K A I.A 10-bit 200-MS/s CMOS parallel pipeline A/D converter[J].IEEE JSSC,2001,36(7):1084-1055.
  • 7Burger T,Huang Q T.On the optimum design of regulated cascode operational transconductance amplifiers[EB/OL].http://ieeexplore.ieee.org/iel4/5735/15337/00708189.pdf,1998-08-10/2005-04-08.
  • 8Yang H C,Abu-Dayeh M A,Allstot D J.Small-signal analysis and minimum settling time design of a one-stage folded-cascode CMOS operational amplifier[ J ].IEEE Transactions on circuits and systems,1991,38 (7):804-807.

共引文献5

同被引文献11

  • 1谭珺,唐长文,闵昊.一种100MHz采样频率C MOS采样/保持电路[J].微电子学,2006,36(1):90-93. 被引量:9
  • 2SU Li,QIU Yulin.Design of a Fully Differential Gain-Boosted Fold-Cascode Op Amp with Setting Performance Optimization[J].IEEE JSSC,2005.3(8):441-444.
  • 3Shahrjedi D,Hekmatshowr B,Talaie M.A Fast Settling,High DC Gain,Low Power OPAMP Design for High Resolution,High Speed A/D Converters[J].IEEE,ICM,2003.5(6):754-759.
  • 4Kamath B Y,Meyer R G,Gray P R.Relationship between Frequency Response and Settling Time of Operation Amplifier[J].IEEE JSSC,1974,6(12):347-352.
  • 5Bult K,Geelen G.A Fast-Settling CMOS OP Amp for SC Circuits with 90-dB DC Gain[J].IEEE J Sol Sta Circ,1990,25(8):1379-1383.
  • 6Abo A M,Gray P R.A 1.5-V,10-bit,14.3-MS/s CMOS pipeline analog-to-digital converter[J].IEEE JSSC,1999,34(5):599-606
  • 7Waltari M E,Halonen K A L.Circuit techniques for lowvoltage and high-speed A/D converters[M].Dordrecht,Netherlands.Kluwer Academic Publisher,2002
  • 8Fayomy,Roberts G W,Sawan M.Low-voltagn CMOS analog bootstrapped switch for sample-and-hold circuit:design and chip characterization[J].IEEE Proc.Int.Symp.Circuits and Systems,2005,3:2200-2203
  • 9Ahmadi M.A new modeling and optimization of gainboosted cascode amplifier for bigh-speed and low-voltage applications[J].IEEE Tran.Circuit Syst.Ⅱ,2006,53(3):169-173
  • 10Razavi B.Design of analog CMOS integrated circuits[M].陈贵灿,等译.模拟CMOS集成电路设计.西安:西安交通大学出版社,2003:345-349

引证文献2

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部