期刊文献+

多场限环的优化设计方法 被引量:2

A General Design Methodology for the Optimal Multiple-Field-Limiting-Ring Structure
下载PDF
导出
摘要 提出了一种多重场限环(FLR)终端结构的优化设计方法。这一方法给出了一种简单的模拟结构用以绘制所谓的击穿电压-间距曲线,由这一曲线可以直接得到最优化结构,而不必进行试验,也不易发生错误。由此种方法得到的结果与实验结果附合的非常好。我们在广泛范围内对这一方法的适用性进行了研究,结果表明这一方法在中等电压范围的FLR终端设计中非常有效。 A design methodology for the optimal multiple-field-limiting-ring (FLR) termination structure is proposed. In the methodology, a simple modeling structure is developed to find the so-called BV-spacing curve, form which the optimal structure can be obtained directly without trial and error. The results given by the methodology is in excellent agreement with the experimental results. The applicability of the methodology is also investigated in a wide scope, which shows that the methodology has a very good performance in the medium-voltage-range FLR termination design.
作者 张雯 张俊松
出处 《微处理机》 2006年第1期3-6,共4页 Microprocessors
关键词 场限环(FLR) 结终端 优化设计 器件模拟 Field limiting ring Junction termination Optimal design Simulation
  • 相关文献

参考文献17

  • 1R L Davies and F E Gentry.Control of electric field at the surface of P-N junctions[J].IEEE Trans.Electron Devices,1964; ED-11:313-323.
  • 2Y C Kao and E D Wolley.High-voltage planar p-n junctions[J].Proc.IEEE,1967 ;55:1409-1414.
  • 3F Conti and M Conti.Surface breakdown in silicon planar diodes equipped with field plate[J].Solid-State Electron,1972; 15:93-105.
  • 4T Matsushita,T Aoki,T Ohtsu,et al.Highly reliable high-voltage transistors by use of the DIPOS process[J].IEEE Trans.Electron Devices,1967; ED-23:826 -830.
  • 5V.A.K.Temple.Junction Termination Extension(JTE),a new technique for increasing avalanche breakdown voltage and controlling surface electric fields in P-N junctions[C].IEDM Tech.Dig.,1977:423-426.
  • 6J A Appels,M G Collet,P A H Hart,et al.Thin layer high-voltage devices (RESURF devices)[J].Philips J.Res.,1980;35(1):1-13.
  • 7R Stengl,U Gosele,C Fellinger,et al.Variation of lateral doping as a field terminator for high-voltage power devices[J].IEEE Trans.Electron Devices,1986; Ed-33:426-428.
  • 8M S Adler,V A K Temple,A P Ferro,et al.Theory and breakdown voltage for planar devices with a single field limiting ring[J].IEEE Trans.Electron Devices,1977;ED -24:107-113.
  • 9K P Brieger,W Gerlach and J Pelka.Blocking capability of planar devices with field limiting rings[J].Solid -State Electron.,1983 ;26 (8):739-745.
  • 10K R Whight and D J Coe.Numerical analysis of multiple field limiting systems[J].Solid-State Electron,1984;27(11):1021-1027.

同被引文献7

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部