期刊文献+

一种可用于高性能锁相环的CMOS电荷泵 被引量:3

A CMOS charge pump for high-performance phase-locked loop
下载PDF
导出
摘要 文章提出了一种可用于高性能锁相环的CMOS电荷泵,电路采用电流舵技术来缩短切换时间,通过降低差分对管栅电压的变化速率,显著地减小了毛刺,使输出电流波形更平滑、输出电压谐波分量更低,该电路同时还消除了死区现象;最后用CMOS电荷泵与一种典型电荷泵作仿真结果对比,突出了CMOS电路的优点。 A CMOS charge pump for the high-performance phase- locked loop is presented. The switching time is reduced by using the current steering technology: Decreasing the change rate of gate voltage in the input of differential pair transistors can remarkably reduce spikes, smooth the wave of output current and lower the voltage of output harmonic contents. At the same time, this circuit also eliminates the dead zone. This design reveals superiority over a typical charge pump in the simulation results.
出处 《合肥工业大学学报(自然科学版)》 CAS CSCD 北大核心 2006年第3期369-372,共4页 Journal of Hefei University of Technology:Natural Science
关键词 高性能 CMOS电荷泵 锁相环 high performance CMOS charge pump phase-locked loop
  • 相关文献

参考文献7

  • 1Parker J F,Ray D.A 1.6G-Hz CMOS PLL with on-chip loop filter[J].IEEE Journal of Solid State Circuits,1998,33(3):337-343.
  • 2Samavati H,Rategh H R,Lee T H.A CMOS frequency synthesizer with an injection-locked frequency divider for a 5 GHz wireless LAN receiver[J].IEEE Journal of Solid State Circuits,2002,35 (2):780-787.
  • 3Terlemez B,Uyemura J P.The design of a differential CMOS charge pump for high performance phase-locked loops[DB/OL].http://ieeexplore.ieee.org/iel5/9255/29375/01329065.pdf? = &arnumber= 1329065&isnumber =29375,2004-12-02.
  • 4Rhee W.Design of high-performance CMOS charge pumps in phase-locked loops.[DB/OL].http://ieeexplore.ieee.org/fel5/6311/16893/300778087.pdf" tp= & arnumber =780807 & isnumber= 16893,2004-11-12.
  • 5Razavi,B.模拟CMOS集成电路设计[M].陈贵灿译.西安:西安交通大学出版社,2002.458-462.
  • 6Allen P E.CMOS模拟集成电路设计(第2版)[M].冯军译.北京:电子工业出版社,2005.92-101.
  • 7Sheu B J,Hu C.Switch-induced error voltage on a switched capacito[J].IEEE Journal of Solid State Circuits,1984,19(8):519-525.

共引文献15

同被引文献18

  • 1邢立冬,蒋林.2.5Gb/s 16:1复用器电路设计[J].微计算机信息,2008(11):264-265. 被引量:1
  • 2彭颖,应建华,颜学超,李春霞.一种用于锁相环的正反馈互补型电荷泵电路[J].华中科技大学学报(自然科学版),2005,33(2):106-108. 被引量:2
  • 3陈华君,郭东辉.RF-MEMS器件及其关键工艺技术[J].集美大学学报(自然科学版),2005,10(2):114-120. 被引量:2
  • 4吴宏,陈吉华,陈怒兴.高性能锁相环中电荷泵电路研究[J].计算机工程与科学,2006,28(4):71-73. 被引量:5
  • 5Terlemez B, Uyemura JP. The design of a differential CMOS charge pump for high performance phase-locked loops [C].2004, 561-564.
  • 6Park CH, Kim O, Kim B. A 1.8-GHz self-calibrated phase- locked loop with precise I/Qmatching [J]. IEEE Journal of Solid- State Circuits, 2001, 36(5): 777-783.
  • 7Williams S, Casas M, Thompson H, Naviasky E. A 2.125 - 3.125 GHz Low Voltage Low Jitter PLL for SerDes Applications in 0.13 m CMOS [J].
  • 8Ko J,Lee W,Kim SW. 2.5 GHz PLL with current matching charge-pump for 10Gbps transmitter design [C].ACM New York, NY, USA,2005, 122-125.
  • 9毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003.103-105.
  • 10毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:337-338.

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部