期刊文献+

一种基于有限域求逆的S-Box实现算法 被引量:2

An Implementation Algorithm of S-Box Based on Inverse Transformation in Galois Field
下载PDF
导出
摘要 S-Box是AES密码算法硬件实现的关键,目前主要有两种实现方法:一种是基于查找表,一种是基于有限域求逆。文章首先经过数学变换将有限域GF(28)上的元素映射到有限域GF(24)2上,并把GF(24)2上的一个元素变换为GF(24)上的两个元素的线性运算。在此基础上,把GF(28)上的求逆问题转化为GF(24)上的求逆,从而提出了一种基于有限域求逆的低硬件开销的S-Box实现算法。该算法和查找表实现相比,面积减少了57%,适用于诸如智能卡、移动设备等对面积要求比较严格的场合。 S-Box is the key step of hardware implementation of AES, which can be designed by two approaches. The first method is constructing a single circuit directly from the look-up table. The second method is using the inverse transformation in Galois field. This paper first maps an element in GF (2^8) to the corresponding element in GF(2^4)^2 and expresses the element in GF(2^4)^2 by the linear sum of two elements in GF(2^4), and then presents a low hardware overhead implementation algorithm of S-Box based on the inverse transformation approach from GF(2^8) to GF(2^4). Compared with look-up tables' implementation, this algorithm can reduce area by 57% and is suitable for smart cards or mobile devices that need small area.
出处 《微电子学与计算机》 CSCD 北大核心 2006年第3期109-111,115,共4页 Microelectronics & Computer
基金 西北工业大学研究生创业种子基金(Z20040049)
关键词 S-BOX 逆变换 有限域 查找表 S-Box, Inverse transformation, Galois field, Look-up tables
  • 相关文献

参考文献7

  • 1JoanDaemen VincentRijmen.高级加密标准(AES)算法-Rijndael的设计[M].北京:清华大学出版社,2003..
  • 2The National Institute of Standards and Technology(NIST).Federal Information Processing Standards Publication 197[R].November 26,2001
  • 3Christof Paar,Martin Rosner.Comparison of Arithmetic Architecture for Reed-Solomon Decoders in Reconfigurable Hardware[J].Napa Valley,California:FCCM'97April 16-18,1997
  • 4S Chantarawong,P Noo-intara,S Choomchuay.An Architecture for S-Box Computation in the AES[J].Phuket,THAILAND:ICEP,2004
  • 5A Rudra,et al.Efficient Implementation of Rijndael Encryption with Composite Field Arithmetic[R] Proc.CHES 2001,2162:175~188
  • 6B Megarajan,S Park.Hardware Implementation of AES (rijndael)[Z].Webpage,2002
  • 7F Rodriguez-Henriquez,N A Saqib,A Diaz-Perez.4.2Gbit/s Single-chip FPGA Implementation of AES Algorithm[J].Electronics Letters,July 2003,39(15)

共引文献15

同被引文献14

  • 1张志峰,林正浩.AES加密算法中S-BOX的算法与VLSI实现[J].计算机工程与应用,2006,42(19):67-68. 被引量:1
  • 2[3]Brunner H,Curiger A,Hofstter M.On computing multiplicative inverses in GF(2m)[J].IEEE Transactions on computers,1993,42(8):1010~1015.
  • 3[4]Daemen J,Rijmen V.The Block Cipher Rijndael[DB/OL].NIST's AES home page,http://www.nist.gov/aes.
  • 4[1]William Stallings.Cryptography and Network Security -Principles and Practices[M].Third Edition,Publishing House of Electronics Industry,2004.
  • 5[2]Chih-Chung Lu,Shau-Yin Tseng.Integrated Design of AES(Advanced Encryption Standard) Encrypter and Decrypter[C].Proceedings of the IEEE International Conference on Application-specific Systems,Architectures,and Processors(ASAP'02),California,2002,7(17):277~285.
  • 6Refik Sever,A Neslin Ismailoglu,Yusuf C. Tekmen,Murat Askar,Burak Okcan.A High Speed FPGA Implementation Of The Rijndael Algorithm[].Euromicro Symposium on Digital System Design ArchitecturesMethods and Tools.2004
  • 7Jarvinen K,Tommiska M,Skytta J.Comparative survey of high-performance cryptographic algorithm implementations on FPGAs[].IEE Proceedings on Information Security.2005
  • 8Borkar Atul M,Kshirsagar R V,Vyawahare M V.FPGA imple-mentation of AES algorithm[].rd International Con-ference on Electronics Computer Technology.2011
  • 9FAN C-P,HWANG J-K.Implementations of high throughput se-quential and fully pipelined AES processors on FPGA[].IS-PACS:Proceeding ofInternational Symposium on Inter-national Signal Processing and Symposium and Communication Sys-tems.2007
  • 10Announcing the Advanced Encryption Standard (AES):Federal In-formation Processing Standards (FIPS)197. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf . 2001

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部