期刊文献+

基于NPU架构的VPN防火墙硬件结构模型 被引量:1

Hardware structure model of VPN firewall based on NPU frame
下载PDF
导出
摘要 随着光纤网络的快速发展,网络速度的瓶颈并不在于传输系统,而依赖于数据报的处理速度是否能匹配不断增长的线路速度,尤其是在不断出现新服务和新协议的情况下,基于软件的网络处理已经不能完全胜任了,软硬件协同处理的方法开始不断涌现。防火墙同传统的网络设备一样,硬件体系结构经历了从Intelx86架构到ASIC架构再到NPU架构的发展过程。通过对防火墙硬s件体系结构进行研究,以NPU架构为基础提出一种VPN防火墙的硬件平台模型,建议以“龙芯”或其它国产CPU core为基础,以网络安全设备的应用为目标,以SOC宽带NPU为切入点,研制具有自主知识产权的NPU及其网络安全产品。 The rapid advancements of optical networking have increased the capacity of physical links, Nowadays, the bottleneck does not lie on the transmission system, but on the network processing elements that must keep in space with the ever increasing line rates. sotlware-based network processing is not sufficient anymore, eapecially due to the increased requirements of new emerging feature-rich applications and services, more and more approaches using Cooperation with software and hardware was proposed. Similar as the traditional network equipment, the firewall experienced its hardware architecture evolving from Intelx86 to ASIC, and then to NPU. The main characteristics of these three system structures was analysed and compared. Their values of existing and room of developing were discussed. Based a hardware platform model ofVPN firewall, suggesting to develop NPU and its network security product as our own intellectual properties. It is recommended to use domestic made CPU such as "GodSon" in order to obtain fully control of the intellectual property.
出处 《计算机工程与设计》 CSCD 北大核心 2006年第5期831-835,共5页 Computer Engineering and Design
关键词 防火墙 Intelx86架构 ASIC架构 NPU架构 SOC宽带NPU firewall intelx86 ASIC NPU SOCbroadbandNPU
  • 相关文献

参考文献10

  • 1VPN防火墙:网络安全产品新亮点[J].信息安全与通信保密,2003(6):61-62. 被引量:1
  • 2杜荣华.网络处理器灵活应变[N].中国计算机报,2003—03.
  • 3Intel.Intel developer networke for PCI express architectrue[EB/OL].http://www.intel.com/technology.
  • 4ServGate SG2000[EB/OL].http://www.servgat.com/products/sg2000/index. htm.
  • 5Broadcom Corporation.The sibyte SB- 1250 processor[EB/OL].http://www.sibyte.com/mercurian.
  • 6PRO^3, ST project 99-11449 presentation [EB/OL]. http://www.cordis, lu/ist/projects/99-11449.htm.
  • 7Konstantoulakis G,Nellas V, Georgopoulos C.A novel architecture for efficient protocol processing in high speed communication environments [A]. Universal Multiservice Networks, ECUMN 2000.1st European Conference[C]. 2000.425-432.
  • 8Lykakis G,Mouratidis N,Vlachos K, et al.Efficient field processing cores in an Innovative protocol processor system-on-chip[A]. Design, Automation and Test in Europe Conference and Exhibition[C]. 2003.14-19.
  • 9Dionisios N P, Ioannis S. An efficient low-cost IO subsystem fornetwork processors[J].Kyriakos Vlachos IEEE Design and Test,2003, 20(04):56-64.
  • 10Nikolaou N A,Sanchez P, Orphanoudakis T, et al.Application decomposition for high-speed network processing platforms [A].Universal Multiserviee Networks,ECUMN 2002.2nd European Conference[C]. 2002.322-329.

同被引文献8

  • 1陈金兰,曹庆华,姚淑珍.网络处理器体系结构分析[J].计算机工程与设计,2004,25(11):1982-1984. 被引量:6
  • 2刘军伟,戴紫彬,张永福.基于IXP2400安全路由器的研究与设计[J].计算机工程与设计,2007,28(4):814-816. 被引量:1
  • 3Xelerance Coiporation.Openswan document[EB/OL].http:// www.openswan.com/docs/.
  • 4Intel corporation.Intel EP80579 Development kit user's guide[EB/OL].http://edc.intel.com/Platforms/EP80579/.
  • 5Intel corporation.Intel EP80579 security applications programmer's guide[EB/OL].http://edc.intel.com/Platforms/EP80579/.
  • 6Comer,Douglas E.Network system design[M].Prentice Hall,2003.
  • 7Agere White Paper.The challenge for next generation network processors[S].Agere Inc,1999.
  • 8肖红,吴迪.面向网络处理器的软件组件模式[J].计算机工程与设计,2007,28(15):3594-3597. 被引量:1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部