期刊文献+

Design of a CMOS Adaptive Charge Pump with Dynamic Current Matching 被引量:1

Design of a CMOS Adaptive Charge Pump with Dynamic Current Matching
下载PDF
导出
摘要 A novel structure for a charge pump circuit is proposed, in which the charge-pump (CP) current can adaptively regulated according to phase-locked loops (PLL) frequency synthesis demand. The current follow technology is used to make perfect current matching characteristics, and the two differential inverters are implanted to increase the speed of charge pump and decrease output spur due to theory of low voltage difference signal. Simulation results, with 1st silicon 0. 25μm 2. 5 V complementary metal-oxide-semiconductor (CMOS) mixed-signal process, show the good current matching characteristics regardless of the charge pump output voltages. A novel structure for a charge pump circuit is proposed, in which the charge-pump (CP) current can adaptively regulated according to phase-locked loops (PLL) frequency synthesis demand. The current follow technology is used to make perfect current matching characteristics, and the two differential inverters are implanted to increase the speed of charge pump and decrease output spur due to theory of low voltage difference signal. Simulation results, with 1st silicon 0. 25μm 2. 5 V complementary metal-oxide-semiconductor (CMOS) mixed-signal process, show the good current matching characteristics regardless of the charge pump output voltages.
出处 《Wuhan University Journal of Natural Sciences》 EI CAS 2006年第2期405-408,共4页 武汉大学学报(自然科学英文版)
基金 SupportedbytheNationalNaturalScienceFoundationofChina(F60135020)
关键词 phase-locked loop charge pump phase offset phase frequency detector current matching low voltagedifference signal phase-locked loop charge pump phase offset phase frequency detector current matching low voltagedifference signal
  • 相关文献

参考文献10

  • 1KaenelVR.A320MHz,1.5mW@1.35VCMOSPLLfor MicroprocessorClockGeneration[].IEEETransSolid StateCircuits.1996
  • 2SheuBJ,HuC.Switch InducedErrorVoltageona SwitchedCapacitor[].IEEETransSolid StateCircuits.1984
  • 3WegmannG,VittozEA,RahaliF.ChargeInjectioninAna logMOSSwitches[].IEEETransSolid StateCircuits.1987
  • 4RazaviB.DesignofAnalogCMOSIntegratedCircuits[]..2001
  • 5RheeW.DesignofHighPerformanceCMOSChargePumps inPhaseLockedLoop[].ProceedingsofIEEEInterna tionalSymposiumonCircuitandSystem.1999
  • 6GardnerFM.Charge PumpPhase LockLoops[].IEEE TransCommunication.1980
  • 7EganWF.FrequencySynthesisbyPhaseLock[]..2000
  • 8VanPM.AnalysisofaCharge PumpPLL:ANewModel[].IEEETransCommunications.1994
  • 9LeeTC,RazaviR.AStabilizationTechniqueforPhase LockedFrequencySynthesizers[].IEEETransSolid State Circuits.2003
  • 10GardnerFM.PhaselockTechniques[]..1979

同被引文献4

  • 1胡仕刚,熊元新,司龙,徐征.一种基于新型Precharge PFD的CMOS CPPLL设计[J].微电子学与计算机,2005,22(9):54-56. 被引量:2
  • 2[5]Allen Phillip E,Holberg Douglas R.CMOS Analog Circuit Design[M].Oxford University Press,Inc.2002:59-80.
  • 3[6]Liang Dai and Harjani,R.CMOS Switched-op-amp-Based Sample-and-Hold Circuit[J].Solid-Stated Circuits IEEE Journal of,Jan,2000,35(1):109-113.
  • 4[7]Behzad Razavi.Design of Analog CMOS Integrated Circuits[M].McGraw-Hill Companies,Inc.2001:455-470.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部