期刊文献+

多层P/G网络内RLC信号线的参数提取和时序分析

Parameter extraction and temporal analysis techniques for RLC signal lines in multi-layered P/G networks
下载PDF
导出
摘要 大规模集成电路特征尺寸的急剧缩小及系统功能日益复杂使得电源分配网络规模越来越大,越来越密集,长互连上的传输线效应日益显著.文中以一些布置在多层P/G网络内的关键信号线网为研究对象;利用智能查表工具(NNIE与NNCE),实现对长信号线静态分割后各分段频变寄生电感及电容参数的快速提取,从而建立起长信号线梯状分布RLC模型;数值模拟表明,该方法具有快速的特点和良好的精度. Because the feature size in ultra large scale integrated circuits (ULSI) is sharply shrinking and chip functions are becoming complex, the scale of power supply network is larger and denser. It makes the inductive effects more remarkable in the interconnected long routes. In this paper, the key signal line located at the multi-layered P/G networks are taken as the research objects. An expert system based on BP neural network (so called NNCE and NNIE) is used to quickly extract parasitic capacitance and inductance in the segments divided from the long signal line. A ladderlike distributed RLC model is built. The simulation results show that the RLC system has a fast response and fine precision.
出处 《浙江工业大学学报》 CAS 2006年第2期170-173,共4页 Journal of Zhejiang University of Technology
基金 浙江省教育厅资助科研项目(20051399)
关键词 参数提取 片上互连 电感效应 时序分析 parameter extraction on-chip interconnects inductive effects temporal analysis
  • 相关文献

参考文献10

  • 1BAKOGLU H B.Circuits,interconnects,and packaging for VLSI[M].M A:Addison-Wesley,1990.
  • 2KRAUTER B,MEHROTRA S.Layout based frequency inductance for on-chip interconnect timing analysis[C].DAC,1998.
  • 3SHEPARD K L,CAREY S,CHO E,et al.Design methodology for the G4 S/390 Microprocessors[J].IBM J Res Develop,1997,21(4):515-548.
  • 4PRIORE B A.Inductance on silicon for sub-micro CMOS VLSI[C].IEEE Symp VLSI Circuits,1993.
  • 5SINHA A,CHOWDHURY S.Mesh-structured on-chip power/ground:design for minimum inductance and characterization for fast R,L extraction[C].CICC,1999.
  • 6WEEKS W T,WU L,MCALLISTER M F,et al.Resistive and inductive skin effect in rectangular conductors[J].IBM Journal of Research and Develop,1979,23(6):652-660.
  • 7WHEELER H A.Formulas for the skin-effect[J].Proceeding of the Institute of Radio Engineers,1942,30:412-424.
  • 8何剑春,严晓浪,葛海通,何乐年.基于神经网络的片上互连线电感提取法[J].微电子学,2002,32(3):178-181. 被引量:3
  • 9SHEPARD K L,TIAN Z.Return-limited inductances:a practical approach to.on-chip inductance extraction[J].ICCAD,2000,19(4):425-435.
  • 10SAKARUI T.Closed-form expressions for interconnects delay,coupling and crosstalk in VLSIs[J].IEEE Trans Electron Devices,1993,40:118-124.

二级参考文献7

  • 1[1]Grover F.Inductance calculation: working formulas and tables[M].Dover,New York,1962.
  • 2[2]Rosa E B.The self and mutual inductance of linear conductors [M].Bulletin of the National Bureau of Standards,1908;4: 301-344.
  • 3[3]Ruehli A E.Inductance calculation in a complex integrated circuit environment [J].IBM J Research and Development,1972;16(5): 470-481.
  • 4[4]Ruehli A E.Equivalent circuit models for three-dimensional multiconductor systems [J].IEEE Trans MTT,1974;22(3): 216-220.
  • 5[5]Kamon M,Tsuk M J,White J K.FASTHENRY: A multipole-accelerated 3-D inductance extraction program [J].IEEE Trans MTT,1994;42(9): 216-220.
  • 6[6]Shepard K L,Tian Z.Return-limited inductance: A practical approach to on-chip inductance extraction[A].ICCAD[C],2000;19(4): 425-435.
  • 7[7]Qi X,Wang G,Yu Z,et al.On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation [A].CICC [C],2000;487-490.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部