1[1]Yano K et al. A 3.8ns CMOS 16x16 multiplier using complementary pass transistor logic[J]. IEEE Journal of Solid-State Circuits, April 1990, 388-395.
2[2]Larri G ARM810: Dancing to the beat of a different drum, hot chips 8: a symposium on high-performance chips[D]. Stanford, August 1996.
3[3]Stan M and Burleson W. Limited-weight codes for low-power I/O[C]. International Workshop on Low-power Design, April 1994, 209-214.
4[4]Martin A J et al. Design of an asynchronous microprocessor[Z]. Advanced Research in VLSI 1989, 1989:351-373.
