3MISRA D, IWAI H, WONG H. High-k gate dielectrics [EB/ OL]. http: //www.electrochem.org/publications/interface/summer2005/IFOS-OS_Pg30-34.pdf. 2005.
4DORIS B, IEONG M, KANARSKY T, et al. Extreme scaling with ultra-thin Si channel MOSFETs[A].Internation Electron Devices Meeting (IEDM) [ C].San Francisco,USA, 2002. 267-270.
8TAUR Y, BUCHANAN D A, CHEN W, et al. CMOS scaling into the nanometer regime [J] . Proc IEEE, 1997, 85: 486- 504.
9LO S H, BUCHANAN D, TAUR Y, et al. Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's [J] . IEEE Electron Device Lett, 1997, 18: 209-211.
10FRANK D J, DENNARD R H, NOWAK E, et al. Device scaling limits of Si MOSFETs and their application dependencies [J] . Proc IEEE, 2001, 89: 259-288.
二级参考文献50
1Riordan M. Hoddeson L.(普跟祥译).晶体之火——晶体管的发明及信息时代的来临[M].上海科技出版社,2002..
6[5]Intel, Silicon-Breaking Barriers to Moorse's Law [EB/OL] .http: //www.intel.com/research/silicon.
7[6]LERNER E J. The end of the road for Moore's Law? [ EB/OL] . http: //domino.research.ibm.com/comm/wwwr_thinkresearch.nsf/pages/moore499.html, 2001.
8[7]SERY G. Approaching the one billion transistor logic product process and design challenges [ A] . SPIE Microlithography Meeting [C], 2002.
9[8]MARCYK G, CHAU R. New Transistors for 2005 and Beyond, Detailed information on the TeraHertz transistor and its benefits [ EB/OL] . http: //downloed.intel.com/research/silicon/TeraHertzlong.pdf, 2001-11-26.
10[9]CHAU R, DOYLE B, KAVALIEROS J, et al. Advanced Depleted-Substrate Transistors: Single-gate, Double-gate and Trigate (Invited Paper) [A] . The 2002 Int Conf on Solid State Devices and Materials, Nagoya [C], Japan 2002.
