期刊文献+

基于SystemC的支持异源通信实体的NoC仿真架构 被引量:2

SystemC-Based NoC Simulation Framework Supporting Heterogeneous Communicator
下载PDF
导出
摘要 片上网络为具有多个处理单元的高速并行片上系统提供一种结构化的片上通信与互连的方法。当前丰富多样的通信实体的选择、建模和仿真,对于精确评估和优化片上网络的整体性能非常重要。本文提出了一种基于SystemC的片上网络仿真和评估构架,以结构化、自动化的方式,支持基于当前通信实体的N o C仿真和设计流程。 Networks-on-chip (NoC) provides a structured way of realizing interconnections on silicon for highly parallel SOC with many processing cores. The choice, modeling and simulation of current rich types of communicators are essential for an accurate evaluation and optimization of the global performance of a NoC. A SystemC-based NoC simulation and evaluation framework which can support most of current communicators were presented.
出处 《半导体技术》 CAS CSCD 北大核心 2006年第4期305-309,共5页 Semiconductor Technology
关键词 片上网络 SYSTEMC 仿真架构 network-on-chip SystemC simulation framework
  • 相关文献

参考文献5

  • 1KEUTZER K, NEWTON A R, RABAEY J M A. Systemlevel design: Orthogonalization of concerns and platform-based design[J]. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 2000, 19,(12). 1523 - 1543.
  • 2陈曦,徐宁仪.SystemC片上系统设计[M].科学出版社,2003.
  • 3SIGIIENZA-TORTOSA D, NURMI J. VHDL-based simulation environment for Proteo NoC[A]. Proc of IEEE Int Workshop on High-Level Design Validation and Test [C]. Cannes, France, 2002.5.
  • 4JALABERT A, MURALI S, BENINI L, et al.XpipesCompiler: A tool for instantiating application specific networks on chip[A]. Proc in Europe Conf and Exhibition on Design, Automation and Test [C].Paris, France, Vol.2, 2004,18- 31.
  • 5MAHADEVAN S, ANGIOLINI F, STORGAARD M, et al. A network traffic generator model for fast network-on-chip simulation[A]. Proc in Europe Conf and Exhibition on Design, Automation and Test [C].Munich, Germany, 2005,780- 785.

共引文献2

同被引文献44

  • 1周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14
  • 2高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 3周国昌,沈绪榜.mesh结构NoC的时钟网络研究[J].西北工业大学学报,2006,24(4):472-476. 被引量:1
  • 4周文彪,张岩,毛志刚.片上网络的低功耗自适应数据保护[J].计算机工程,2006,32(22):28-30. 被引量:1
  • 5Luca Benini,Giovanni De Micheli.Networks on Chips:A New SoC paradigm[J].Computer,2002,35(1):70-78.
  • 6Guerrier P,Greiner A.A generic architecture for on-chip packet-switched interconnetcions.Design,Automation and Test in Europe Conference and Exhibition 2000.IEEE,2000:250-256.
  • 7Jie Wu.A fault-tolerant and deadlock-free routing protocol in 2D meshes based on odd-even turn model[J].IEEE Transactions on Computers,2003,52(36):1154-1169.
  • 8Feige U,Raghavan P.Exact analysis of hot-potato routing.In:33rd Annual Symposium on Foundation of Computer Science.Pittsburgh:IEEE,1992:553-562.
  • 9Wu J.A deterministic fault-tolerant and deadlock-free routing protocol in 2-D meshes based on odd-even turn model.In:Proceedings of the 16th international conference on Supercomputing.NewYork:ACM press,2002:67-76.
  • 10Dally W J,Aoki H.Deadlock-free adaptive routing in multicomputer networks using virtual channels.IEEE Transactions on Parallel and Distributed systems,1993,4(4):466-475.

引证文献2

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部