期刊文献+

一种8位单片机中ALU的改进设计 被引量:3

Design of ALU Based on an 8_Bit RISC Singlechip
下载PDF
导出
摘要 文章提出了一种精简指令集8位单片机中,算术逻辑单元的工作原理。在此基础上,对比传统PIC方案、以及在ALU内部再次采用流水线作业的332方案、44方案,并用Synopsys综合工具实现了它们。综合及仿真结果表明,根据该单片机系统要求,44方案速度最高,比332方案可提高43.9%,而面积仅比最小的332方案增加1.6%。在分析性能差异的根本原因之后,阐明了该方案的优越性。 Work principle for ALU in an 8_bit RISC Singlechip microcomputer is described. The traditional PIC scheme, 332 Pipeline scheme and 44 Pipeline scheme are compared on the base of the principle, which are implemented using Synopsys design tools. Results from synthesis and simulation shows that 44 scheme operates the fast, which is 43.9% faster and only 1.6% larger than 332 scheme. The essential reason why the performance is so different is analyzed. Then the advantage of 44 scheme is clarified.
出处 《微电子学与计算机》 CSCD 北大核心 2006年第4期71-74,共4页 Microelectronics & Computer
关键词 单片机 精简指令集 算术逻辑单元 流水线 Singlechip, Microcomputer, RISC, ALU, Pipeline
  • 相关文献

参考文献6

  • 1Ulrich Golze[德].大型RISC处理器设计-用描述语言Verilog设计VLSI芯片.北京航空航天大学出版社,2004
  • 2吴敬.一种RISC结构8位微控制器的设计与实现[J].微处理机,2004,(2).
  • 3Wayne Wolf.Modern VLSI Design:System-on-Chip Design.科学出版社,2003
  • 4Himanshu Bhatnagar.Advanced ASIC Chip Synthesis.Kluner Acadamic Publishers,2002
  • 5Michael D Ciletti.Advanced Digital Design with the Verilog HDL.电子工业出版社,2004
  • 6Henriksen K S,Gallagher J P.Analysis and Specialization of a PIC Prosser.IEEE Internation Conference on,Oct.2004,2(5):1131~1135

同被引文献15

  • 1朱一杰,张曦,俞军.算术逻辑单元的优化设计[J].微电子学与计算机,2004,21(9):155-157. 被引量:1
  • 2龚锐,王蕾,戴葵,王志英.异步集成电路C标准单元的设计与实现[J].微电子学与计算机,2005,22(1):144-147. 被引量:4
  • 3赵冰,仇玉林,黑勇.异步集成电路标准单元的设计与实现[J].电子器件,2005,28(2):346-348. 被引量:3
  • 4Peterson W W , Weldon E J. Error - correcting codes [M]. 2nd ed. Cambridge, MA: MIT Press, 1972.
  • 5Garcia O N, Rao T R N. On the method of checking logical operations[ C]//Proc. 2nd Annu. Princeton Conf. Information Science System. New York, 1968:89-95.
  • 6Nicolaidis M. Carry checking/parity prediction adders and ALUs[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003,11 ( 1 ) : 121 - 128.
  • 7Lo J C, Thanawastien S, Rao T R N, et al. An SFS berger check prediction ALU and its application to self- checking processors designs[J ]. IEEE Transactions Computer- Aided Design, 1992:525 - 540.
  • 8Nicolaidis M. Time redundancy based soft - error tolerance to rescue nanometer technologies [C]// Proceedings of 17TH IEEE VLSI Test Symposium. USA: Dana Point, 1999.
  • 9Fant K M, Brandt S A. NULL convention logic: a complete and consistent logic for asynchronous digital circuit synthesis[ C]//Proceedings of the International Conference on Application Specific Systems. [ S. L. ] : Architectures, and Processors, 1996 : 261 - 273.
  • 10Ilya Obridko, Ran Ginosar. Low energy asynchronous architectures [ J ]. IEEE Trans. VLSI Systems, 2005 (8) : 5238 - 5241.

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部