期刊文献+

基于CMOS工艺的低相位噪声LC压控振荡器 被引量:1

A Low Phase-Noise LC voltage Controlled Oscillator in CMOS Technology
下载PDF
导出
摘要 介绍了一种用于锁相环型频率合成器的单片集成LC压控振荡器。该压控振荡器在传统的电路结构基础上进行了改进,在保证调谐范围的前提下,有效地降低了相位噪声。压控振荡器使用了片上集成螺旋电感,采用中芯国际(SMIC)0.35μm 1P6M混合信号CMOS工艺。测试结果表明,该压控振荡器的可调频率为303.55GHz,在3.55GHz中心频率附近的相位噪声达到-128dBe/Hz(600kHz),整个压控振荡器的工作电压为3.3V,工作电流为13mA。 A monolithic LC voltage controlled oscillator (VCO) for PLL frequency synthesizer is presented. On designing the VCO, several optimizations have been added to the traditional circuit architecture, which efficiently reduces phase noise on the basis of sufficient tuning range. Using on-chip spiral inductors, the VCO was implemented in SMIC's 0. 35μm 1P6M mixed-signal CMOS technology. Measured results show that the VCO has a tunable frequency of 3 GHz to 3. 55 GHz. Phase noise in the vicinity of the center frequency (3. 55 GHz) reaches -128 dBc/ Hz at 600 kHz offset. The VCO operates under a supply voltage of 3. 3 V and consumes 13 mA of current.
出处 《微电子学》 CAS CSCD 北大核心 2006年第2期205-208,共4页 Microelectronics
关键词 电感电容压控振荡器 相位噪声 频率合成器 LC VCO Phase noise Frequency synthesizer
  • 相关文献

参考文献6

  • 1Leeson D B.A simple model of feedback oscillator noise spectrum[J].Proc of IEEE,1966,54(2):329-330
  • 2Rael J J,Abidi A A.Physical process of phase noise in differential LC oscillators[A].Proc of IEEE Custom Integr Circ Conf[C].Orlando,Florida,USA.2000.569-572.
  • 3Jerng A,Sodini C G.The Impact of device type and sizing on phase noise mechanisms[J].IEEE J Sol Sta Circ,2005,40(2):360-369.
  • 4Hawaii E,Abidi A A.Varactor characteristics,oscillator tuning curves and AM-FM conversion[J].IEEE J Sol Sta Circ,2003,38(6):1033-1039.
  • 5Borremans M,Steyaert M,Puma G L,et al.A 2-GHz low-phase-noise integrated LC-VCO set with flicker-noise upconversion minimization[J].IEEE J Sol Sta Circ,2000,35(7):1034-1038.
  • 6Hegazi E,Sjoland H,Abidi A A.A filtering technique to lower LC oscillator phase noise[J].IEEE J Sol Sta Circ,2001,36(12):1921-1929.

同被引文献10

  • 1STEYAERT M,BORREMANS M,JANSSENS J.A single-chip CMOS transceiver for DCS-1800 wireless communications[C] // Int Sol Sta Circ Conf.1998:48-49.
  • 2WELDON J A,RUDELL J C,LI L.A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers[J].IEEE J Sol Sta Circ,2001,36(12):2003-2015.
  • 3MENG Chin-Chun,WU Tzung-Han,WU Tse-Hung.A fully integrated 5.2 GHz double quadrature image rejection Gilbert down-conversion using 0.35 μm SiGe HBT technology[J].IEICE Trans Fundam of Elec,Commun and Comp Sci,2007,90(2):401-405.
  • 4CETIN E,KALE I,MORLING R C S.On the performance of a blind source separation based I/Q corrector[C] // RAWCON.2002:99-102.
  • 5HUANG Shuguang,CHI Baoyong,WANG Zhihua.A high phase accuracy and low amplitude mismatch quadrature LO driver[J].Chinese J Semicond,2005,26(7):1295-1300.
  • 6SANDERSON D I,ROMAN S.5-6 GHz SiGe VCO with tunable poly-phase output for analog image rejection and I/Q mismatch compensation[C] // Rad Freq Integr Circ Symp.2003:683-686.
  • 7HAJIMIRI A,LEE T H.A general theory of phase noise in electrical oscillators[J].IEEE J Sol Sta Circ,1998,33(2):179-194.
  • 8KARANICOLAS A N.A 2.7-V 900 MHz CMOS LNA and mixer[J].IEEE J Sol Sta Circ,2006,31(12):1939-1944.
  • 9KAUKOVUORI J,STADIUS K,RYYNANEN J.Analysis and design of passive poly-phase filters[J].IEEE Trans Circ and Syst I:Reg Pap,2007,36(1):20-24.
  • 10GALAL S H,RAGAIE H F,TAWFIK M S.On the design and sensitivity of RC sequence asymmetric poly-phase networks in RF integrated transceivers[J].IEEE Trans Circ and Syst II:Ana and Dig Sign Process,2000,47(1):18-27.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部