期刊文献+

动态可重构环境下循环计算的位宽优化

Bitwidth optimization for loop computations on dynamical reconfigurable architectures
下载PDF
导出
摘要 动态可重构技术允许根据计算的运行时情况对硬件处理单元进行重构,使其位宽适合计算的需要。而且,对代表计算密集型任务的循环计算进行位宽的动态优化可达到提高处理性能,减少所消耗的芯片资源和功耗的目的。文中构造了一个处理框架对循环计算的位宽进行动态的优化,包括对循环计算的位宽变化情况进行理论和运行时的分析,以及构造1个位宽管理算法选择重构的时机和对配置文件进行调度。通过对实验结果的分析,证明了该方案具有较好的性能。 Dynamical reconfigurability had the potential to change the processing unit's bitwidth according to the runtime's condition of the computation. Further more, the dynamic bitwidth optimization for looping computations, which are the one of the most computing intensive tasks, might achieve better performance, small size and less power. In this paper, a management framework to optimize the bitwidth of the loop computations dynamically was developed, including the theoretical and runtime analysis of the loop computations' bitwidth, and developing a bitwidth management algorithm to select the schedule of reeonfiguration and scheduling the configuration files. The experiment result indicates that our scheme has better performance.
出处 《计算机应用》 CSCD 北大核心 2006年第5期1237-1240,共4页 journal of Computer Applications
基金 国家发改委重大项目(计高技2034) 湖南省科学技术厅制造业信息化示范工程项目(HNMIEA026)
关键词 动态可重构 循环计算 位宽 优化 dynamic rcconfigurability loop computation bitwidth optimization
  • 相关文献

参考文献6

  • 1BENEDETTI A, PERONA P. Bit-width optimization for configurable DSP's by multi-interval analysis[A]. Prec. 34th Asilomar Conference on Signals, Systems and Computers[C], 2000. 256 -262.
  • 2STEPHENSON M, BABB J, AMARASINGHEA S. Bitwidth analysis with application to silicon compilation[A]. Proc. of Conference on programming language Design and implementation[C], 2000. 108- 120.
  • 3KUM K , SUNG W . Combined Word - Length Optimization and High-Level Synthesis of Digital Signal Processing Systems[J].IEEE. Trans. Computer Aided Design, 2001,20(8) :45 -54.
  • 4BONDALAPTI K, PRASANNA VK. Dynamic Precision Management for Loop Computations on Recongurable Architectures [EB/OL]. http://ceng.usc. edu/-prasanna/papers/bondalapatiFC-CM99.pdf.
  • 5GUCCIONE SA, LEVI D, SUNDARARAJAN P. JBits : A javabased interface for reconfigurable computing[A]. 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD) [C], 1999. 253 -261.
  • 6MCMILLAN S, BLODGET B, GUCCIONE S. VirtexDS: A Virtex Device Simulator, In Reconfigurable Technology: FPGAs for Computing and Applications Ⅱ[A].Proc SPIE 4212[C], 2000.50 -56.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部