期刊文献+

基于线性规划的RTL可满足性求解和性质检验 被引量:7

RTL Satisfiability Solving and Property Checking Based on Linear Programming
下载PDF
导出
摘要 采用线性规划作为基本工具开发一个RTL可满足性求解器,并将其应用于解决RTL性质检验问题·深入研究了使用线性规划约束对RTL电路元器件的建模方法,得到了一种对RTL电路建模的通用方法·通过将RTL性质转化为虚拟RTL电路,找到了一种验证RTL性质的方法·通过实验,并与采用zchaff布尔可满足性求解器的模型检验工具NuSMV进行比较,证明了基于RTL可满足性求解器的性质验证方法在内存和时间消耗上具有相当大的优势· A RTL SAT solver is built which uses linear programming (LP) as the basic tool, and is applied to the property checking of RTL circuits. After researching further the method to model RTL elements in LP constrain to virtual RTL circuits, ts, th a general method to model RTL circuits is got. By transforming RTL properties e RTL property verification can be realized. By conducting experiments and comparing the results with that produced by NuSMV, a model checking tool which uses zchaff Boolean solver, it demonstrate superiority in memory and time consumption of RTL solver based property checking approach.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2006年第4期538-544,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60273011 60236020) 国家"八六三"高技术研究发展计划(2003AA115110)
关键词 线性规划 寄存器传输级 可满足性 性质检验 形式验证 linear programming register transfer level satisfiability property checking formal verification
  • 相关文献

参考文献19

  • 1Clarke E, Biere A, Raimi A, et al. Bounded model checking using satisfiability solving[J]. Formal Methods in System Design, 2001, 19(1): 7-34
  • 2Biere A, Kunz W. SAT and ATPG: Boolean engines for formal hardware verification[C]//Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, California, 2002: 782-785
  • 3郭阳,李暾,李思昆.微处理器功能验证方法研究[J].计算机工程与应用,2003,39(5):35-37. 被引量:12
  • 4McMillan K L. Symbolic model checking[M]. Boston, Massachusetts: Kluwer Academic Publishers, 1993
  • 5邵明,李光辉,李晓维.模型检验中迁移关系的分组策略[J].计算机辅助设计与图形学学报,2003,15(9):1101-1104. 被引量:3
  • 6Marques-Silva J, Sakallah K. Boolean satisfiability in electronic design automation[C]//Proceedings of the 37th Design Automation Conference, Los Angeles, California, 2000: 675-680
  • 7陈闽川, 吴为民, 边计年. 基于可满足性问题求解的时序电路性质检验方法[C]//第3届中国测试学术会议,长沙,2004: 292-297.
  • 8Fallah F, Devadas S, Keutzer K. Functional vector generation for HDL models using linear programming and 3-satisfiability[C]//Proceedings of the 35th Design Automation Conference, San Francisco, California, 1998: 528~533
  • 9Fallah F. Coverage directed validation of hardware models[D]. Cambridge, Massachusetts: Massachusetts Institute of Technology, 1999
  • 10Huang C Y, Cheng K T. Using word-level ATPG and modular arithmetic constraint-solving techniques for assertion property checking[J]. IEEE Transactions on CAD of Integrated Circuits and Systems, 2001, 20(3): 381-391

二级参考文献29

  • 1[1]Y Chang,S Lee et al. Verification of a Microprocessor Using Real World Applications[C].In:36th Design Automation Conference,1999
  • 2[2]M Kantrowi.I'm Done Simulating:VerificationCoverage Analysis and Correctness Checking of the DECchip 21164 Alpha microprocessor[C].In:33rd Design Automation Conference,1996
  • 3[3]Ⅴ Popescu ,L Jolia et al.Innovative verification strategy reduces design cycle time for high-end SPARC processor[C].In:33rd Design Automation Conference, 1996
  • 4[4]G Ganapathy,R Narayan et al. Hardware Emualtion for Function Verification of K5[C].In :33rd Design Automation Conference, 1996
  • 5[5]Ur,Y Yadin. Micro Architecture Coverage Directed Generation of Test Programs[C].In:36th Design Automation Conference,1999
  • 6[6]J Yen,Q Richard. Multiprocessing Design Verification Methodology for Motorola MPC74XX PowerPC Microprocessor[C].In :37th Design Automation Conference, 2000
  • 7Moon In-Ho, et al. Least fix-point approximations for reachability analysis [ A ] . In: Proceedings of the International Conference on Computer-Aided Design, San Jose, CA, 1999.41 -- 44.
  • 8Bryant R E. Graph-based algorithms for Boolean function manipulation[J]. IEEE Transactions on Computers, 1986, 35(8): 677--691.
  • 9Fabio Somenzi. CUDD: CU decision diagram package release 2.3.1 [ OL ]. ftp://vlsi. colorado. edu/pub/cudd-2.3.1. tar. gz,2001.
  • 10Shankar G Govindaraju, et al. Approximate reaehability with BDDs using overlapping projections[A]. In: Proceedings of the 35th Design Automation Conference, San Francisco, 1998. 451-- 456.

共引文献14

同被引文献86

  • 1李晖,李自力.基于6自由度坐标模型的虚拟智能实体初探[J].系统仿真学报,2006,18(z1):161-163. 被引量:2
  • 2苏开乐,骆翔宇,吕关锋.符号化模型检测CTL[J].计算机学报,2005,28(11):1798-1806. 被引量:24
  • 3邓澍军,吴为民,边计年.RTL验证中的混合可满足性求解[J].计算机辅助设计与图形学学报,2007,19(3):273-278. 被引量:11
  • 4翁延玲,葛海通,严晓浪.等价性验证中的自动算符排序[J].浙江大学学报(工学版),2007,41(6):886-889. 被引量:1
  • 5Fallah F, Devedas S, Keutzer K. Functional vector generation for HDL models using linear programming and 3-satisfiability[C] //Proceedings of the Design Automation Conference, San Francisco, 1998:528-533
  • 6Huang C Y, Cheng K T. Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques [C] //Proceedings of the Design Automation Conference, Los Angles, 2000:118-123
  • 7Bryant R E. Graph-based algorithms for Boolean function manipulation [J]. IEEE Transactions on Computers, 1986, 35(8) : 677-691
  • 8Biere A, Kunz W. SAT and ATPG: Boolean engines for formal hardware verification [C] //Proceedings of the International Conference on Computer Aided Design, San Jose, 2002:782-785
  • 9Brinkmann R, Drechsler R. RTL-datapath verification using integer linear programming [C] //Proceedings of the 15th International Conference on VLSI Design, Bangalore, 2002 741-746
  • 10Chen Y A. Arithmetic circuit verification based on word-level decision diagrams [D]. Pittsburgh: Carnegie Mellon University, CMU CS-98-31, 1998

引证文献7

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部