2Vikram Iyengar,Krishnendu Chakrabarty,Erik Jan Marinissen. Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip[J] 2002,Journal of Electronic Testing(2):213～230
二级参考文献6
1[1]ZORIAN Y, MARINISSEN E J, DEY S. Testing embedded-core based system chips [A]. International Test Conference [C]. San Jose: IEEE, 1998:130-143.
2[2]MARINISSEN E J, ARENDSEN R, BOS G, et al. A structured and scalable mechanism for test access to embedded reusable cores [A]. International Test Conference [C]. San Jose: IEEE, 1998: 284-293.
3[3]VARMA P, BHATIA B. A structured test re-use methodology for core-based system chips [A]. International Test Conference [C]. San Jose: IEEE, 1998:294-302.
4[4]IEEE P1500 Group. IEEE P1500 Standard for Embedded Core Test. [EB/OL]. http : ∥grouper. ieee. org/groups/1500, 2002-06-08.
5[5]CROUCH A L. Design-for-test for digital IC's and embedded core systems [M]. Upper Saddle River: Prentice Hall PTR, 1999: 175-240.
6[6]MARINISSEN E J, GOEL S K, LOUSBERG M.Wrapper design for embedded core test [A]. International Test Conference [C]. Atlantic City: IEEE,2000:911-920.
