期刊文献+

高性能多通道浮点乘加器

High Performance Multi-Path Floating-Point MAF
下载PDF
导出
摘要 随着面向数字信号处理以及其他相关领域的专用微处理技术的发展,浮点乘加运算变得日益重要。该操作将乘法和加法相融合,节省了整个运算的执行延时。基于多通路的思想,文章提出了一种改进的多通道浮点乘加器结构。根据对阶时A相对于B×C乘积的位置,将整个处理过程分为四条数据通路,采用不同的数据处理通路,避免了不必要的处理延时。通过对比得出:多通道浮点乘加器无论在速度以及功耗上,都具有一定的优势。 The multiply-add operation is becoming important increasingly with the development of application specific microprocessor oriented to DSP and some other interrelated fields.The computation of a multiplication and the summation of the result with another operand can be performed concurrently reducing,in this way,the latency of the overall operation.Based on the idea of multi-path,this thesis proposes an improved multi-path floating-point fused multiply-add (MAF).The process is divided into four data paths according to the relative position of operand A from the result of B×C.Each path uses the separate operation process so that the unwanted delay is avoided.By contrast,we can conclude that the multi-path MAF architecture has advantages in both the speed and the power.
出处 《计算机工程与应用》 CSCD 北大核心 2006年第12期12-15,26,共5页 Computer Engineering and Applications
基金 国家部委"十五"预研课题资助项目
关键词 浮点乘加器 多通道 低功耗 数字信号处理 floating-point fused multiply-add,multi-path,low power
  • 相关文献

参考文献9

  • 1N T Quach,M J Flynn.An Improved Algorithm for High-Speed Floating-Point Addition[R].Technical Report:CSL-TR-90-442,1990
  • 2IEEE Standard for Binary Floating-Point Arithmetic[S].ANSI/IEEE Std 754-1985,1985
  • 3Motorola.PowerPC Microprocessor Family:the Programming Environments for 32-Bit Microprocessors.2000
  • 4R Yu,G Zyner.167 MHz Radix-4 Floating Point Multiplier[C].In:12th Symp Computer Arithmetic,1995
  • 5G Even,P M Seidel.A Comparision of Three Rounding Algorithms for IEEE Floating-Point Multiplication[J].IEEE Trans Computers,2000,49(7):638~650
  • 6E Hokenek,R K Montoye,P W Cook.Second-Generation RISC Floating Point with Multiply-Add Fused[J].IEEE Journal of Solid-State Circuits,1990,25 (5):1207~1213
  • 7J D Bruguera,T Lang.Double-Datapath Floating-Point Adder using the Reverse Carry Approach[C].In:Proc IEEE 15th Symp Computer Arithmetic (ARITH15),2001:203~210
  • 8Hiroaki Suzuki,Hiroyuki Morinaka,Hiroshi Makino et al.LeadingZero Anticipatory Logic for High-Speed Floating Point Addition[J].IEEE Journal of Solid-State circuits,1996,31 (8):1157~1164
  • 9M S Schmookler,K J Nowka.Leading Zero Anticipation and Detection-A comparison of Methods.IEEE,2001:7~12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部