期刊文献+

双边沿触发计数器的设计和应用 被引量:4

Design and Application of Double Edge Trigger Counter
下载PDF
导出
摘要 双边沿触发计数器由偶数、奇数加法计数器及数据选择器组成。两个加法计数器在时钟信号作用下并行工作,交替处于计数和保持状态。数据选择器则将两个计数器中处于保持状态的奇偶数据交替输出,实现双边沿触发加法计数器的功能。该触发计数器采用Verilog语言设计和软件仿真,可用于计数、定时和分频三种情况。 Double Edge Trigger Counter is composed of odd counter, even counter and data selector. The two addition counters were worked paralleled under the clock signals and each counter was worked alternately in counting state and keeping state. Data selector alternately to realize the functions of double edge trigger addition counter output the odd and even data in two counters. The counter was designed by Verilog Language and software simulation. It can be used in counting, timing and frequency dividing.
出处 《兵工自动化》 2006年第4期71-72,共2页 Ordnance Industry Automation
关键词 计数器 双边沿触发 并行处理 选择器 Counter Double edge trigger Parallel processing Selector
  • 相关文献

参考文献4

二级参考文献40

  • 1彭卫珊.功耗分析与低功耗电路设计的优化[J].集成电路设计,1997,2:8-8.
  • 2薛宏熙 边计年.数字系统设计自动化[M].北京:清华大学出版社,1995..
  • 3[1]Bell T. Incredible shrinking computers. IEEE Spetrum,pp37~43, May 1991
  • 4[2]Eager. Advances in rechargeable batteries pace portable computer growth. in Proc. Silicon Valley Comput. Conf., 1991, pp693~697
  • 5[3]Chandrakasan A P, Sheng S, Broderden R.W. Low-Power CMOS Digital Design. IEEE J. Solid-State Circuits, Vol. 27, No.4,pp473~484, Apr. 1992
  • 6[4]Chandrakasan A P, Broderden R W. MinimizingPower Consuption in Digital CMOS Circuits. Proc. IEEE, Vol.g3, No.4, pp489~523, Apr. 1995
  • 7[5]Simunic T, Benini L, Micheli De G. Cycle-Accurate Simulation of Energy Consumption in Embedded Systems. Proceedings of DAC, 1999
  • 8[6]Liu D., Svensson C. Power Consumption Estimation in CMOS VLSI Chips. IEEE J. Solid-State Circuits, Vol.29, No.6,pp663~670, June 1994
  • 9[7]Parhi K K. High-Level Algorithm and Architecture Transformations for DSP synthesis. J. VLSI Signal Processing, 9,pp121~143, 1995
  • 10[8]Chandrakasan A P, Potkoniak M, Mehra R, et al. Optimizing Power Using Transformations. IEEE Trans. Computer-Aided Design, Vol. 14, No.1, pp12~31, Jan. 1995

共引文献31

同被引文献33

  • 1孙杰,潘继飞.高精度时间间隔测量方法综述[J].计算机测量与控制,2007,15(2):145-148. 被引量:85
  • 2洪伟明,陈华凌.双向鉴别计数器的设计[J].中国仪器仪表,2007(4):78-80. 被引量:1
  • 3胡滨.基于Verilog语言的可预置加减计数器的设计[J].现代电子技术,2007,30(16):177-178. 被引量:2
  • 4Starzyk J,Pang J.Evolvable binary artificial neural network for data classification:Proc.of Int.Conf.on Parallel and Distributed Processing Techniques and Applications (PDPTA)[C].MA:MIT Press,2000.
  • 5Tsakonas A,Dounias G,Doumpos M,et al.Bankruptcy prediction with neural logic networks by means of grammar-guided genetic programming[J].Expert Systems with Applications,2006 (3):449-461.
  • 6Hitzler P,Hφlldobler S,Seda A.Logic programs and connectionist networks[J].Journal of Applied Logic,2004 (3):245-272.
  • 7Chen F,Chen G,He G,et al.Universal perceptron and DNA-like learning algorithm for binary neural networks:LSBF and PBF implementations[J].IEEE Transactionson Neural Networks,2009(10):1645-1658.
  • 8Yu S,Zhu K,Diao F.A dynamic all parameters adaptive BP neural networks model and its application on oil reservoir prediction[J].Applied Mathematics and Computation,2008 (1):66-75.
  • 9Lehman J,Stanley K.Exploiting open-endedness to solve problems through the search for novelty:Proceedings of the Eleventh International Conference on the Simulationand Synthesis of Living Systems(Artificial Life XI)[C].MA:MIT Press,2008.
  • 10Kim C,Ogata T,Sugano S.Self-organizing algorithm for logic circuit based on local rulues[J].Transactions-Society of Instrument and Control Engineers,2006 (4):334-341.

引证文献4

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部