期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

模数转换(A/D)集成电路设计原理及其应用技术 被引量：11

Design principles and application techniques of A/D integrated circuits
下载PDF
导出
摘要 随着数字信号处理技术的不断发展和人们对电子产品质量要求的不断提高,模数转换(A/D)集成电路芯片已成为电子产品设计中最关键的芯片器件之一,它的性能优劣直接决定着电子产品的质量.介绍了几种主要的A/D集成电路的基本原理,分析了各类A/D芯片的性能特点及其应用范围,指出了提高不同应用领域A/D芯片质量的关键技术及其发展趋势. With the development of digital signal processing techniques and the improvement of the requirements of the quality of electronic products, the chip of A/D integrated circuit becomes one of the most important parts in the design of electronic products, and its performance directly determines the quality of the electronic products. The basic principles of several kinds of main A/D integrated circuits are presented. Based on this, the characteristics and the application fields of various kinds of A/D chips are analyzed. The key techniques for improving the quality of the A/D chips for different applied fields and their development trends are pointed out.
作者 柴宝玉 林晓鹏 郭东辉
机构地区 厦门大学电子工程系 厦门大学物理系
出处 《西安石油大学学报（自然科学版）》 CAS 2006年第3期94-98,共5页 Journal of Xi’an Shiyou University（Natural Science Edition）
关键词 信号处理 A/D转换器 集成电路 signal processing A/D converter integrated circuit
分类号 TP335.1 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献25

  • 1[2]Yang C K,Stojanovic V,Modjtahedi S.A serial-link transceiver based on 8-G samples/s A/D and D/A converters in 0.25μm CMOS[J].IEEE J Solid-State Circuits,2001,36:293-301.
  • 2[3]Scholtens P C S,Vertregt M.A 6-b 1.6-Gsample/s Flash ADC in 0.18-um CMOS Using Averaging Termination[J].IEEE J Solid-State Circuits,2002,37 (12):1599-1609.
  • 3[4]Sandner C,Clara M,Santner A.A 6-bit 1.2-GS/s lowpower flash-ADC in 0.13-μm digital CMOS[J].IEEE J Solid-State Circuits,2005,40(7):1499-1505.
  • 4[5]Figueiredo P M,Vital J C.Averaging technique in flash analog-to-digital converters[J ].Circuits and Systems,2004,51 (2):233-253.
  • 5[6]Choudhury J,Massiha G H.Efficient encoding scheme for ultra-fast flash ADC Silicon Monolithic Integrated Circuits in RF Systems[ C]//2004 Topical Meeting.2004:290-293.
  • 6[7]Radhakrishnan S,Mingzhen Wang,Chien-In Henry Chen.A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder,Circuits and Systems,2005[C]//ISCAS 2005 IEEE International Symposium on.2005:6142-6145.
  • 7[9]Yang H Y,Sarpeshkar R.A time-based energy-efficient analog-to-digital converter[J ].IEEE J Solid-State Circuits,2005,40(8):1590-1601.
  • 8[10]Sasaki M,Mase M,Kawahito S.A wide dynamic range CMOS image sensor with multiple short-time exposures Sensors[ C]//2004 Proceedings of IEEE.2004:967-972.
  • 9[11]Gan J,Yan S,Abraham J.Effects of noise and nonlinearity on the calibration of a non-binary capacitor array in a successive approximation analog-to-digital converter[ C ]//Design Automation Conference,2004.Proceedings of the ASP-DAC 2004 Asia and South Pacific.2004:292-297.
  • 10[12]Lampinen H,Perala P,Vainio O.Novel Successive-Approximation Algorithms[ C]//Circuits and Systems,2005.ISCAS 2005.IEEE International Symposium.2005:188-191.

二级参考文献13

  • 1McCreary J L, Gray P R. All-MOS charge redistribution ADC techniques - part I [J]. IEEE J Sol Sta Circ,1975, 10(6) : 371-385.
  • 2Dingwall A G F, Rosenthal B D. Monolithic CMOS dual-slope 11-bit AiD converter [A]. Int Sol Sta Circ Conf [C]. San Francisco,USA. 1976. 146-147.
  • 3Lane C A. 10 bit 60 MSPS flash ADC [A]. Bipolar Circuits and Technology Meeting [C]. Minneapolis, USA.1989.44-47.
  • 4Razavi B, Wooley B A. A 12 bit 5MS/s two-step CMOS A/D converter [A]. Int Sol Sta Circ Conf [C]. San Francisco, USA. 1992.36-37.
  • 5Li Y-C, Sunchez-Sinencio E. A wide input bandwidth 7-bit 300-MS/s folding and current-mode interpolating ADC [J]. IEEE J Sol Sta Circ, 2003, 38(8) : 1405-1410.
  • 6Vorenkamp P, Roovers R. A 12-bit 60-MSPS cascaded folding and interpolating ADC [J]. IEEE J Sol Sta Circ,1997,32(12):1876-1886.
  • 7Sumanen L, Waltari M, Halonen K A I.A 10-bit 200MS/S CMOS parallel pipeline AiD converter [J].IEEE J Sol Sta Circ, 2001,36(7):1048-1055.
  • 8Hakkarainen V, Sumanen L, Aho M, et al. A self-calibration technique for tlme-interleaved pipeline ADC's[A]. Int Symp Cire and Syst [C]. Bangkok, Thailand.2003. 825-828.
  • 9Can J-H, Abraham J. A non-binary capacitor array calibration circuit with 22-bit accuracy in successive approximation analog-to-digital converters [A]. MWSCAS [C].Julsa, Oklahoma. 2002.567-570.
  • 10del Rio R. A high-performance sigma-delta ADC for ADSL applications in 0.35 p.m CMOS digital technology [A]. ICECS [C]. Sharjab, United Arab Emimtes. 2002.216-217.

共引文献12

同被引文献73

引证文献11

二级引证文献10

西安石油大学学报（自然科学版）
2006年 第3期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部