期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一个自调谐,自适应的1.9GHz分数/整数频率综合器 被引量：5

A Self-Tuning,Adaptive 1.9GHz Fractional-N/Integer Frequency Synthesizer
下载PDF
导出
摘要 本文提出了一个具有自调谐,自适应功能的1.9GHz的分数/整数锁相环频率综合器.该频率综合器采用模拟调谐和数字调谐相结合的技术来提高相位噪声性能.自适应环路被用来实现带宽自动调整,可以缩短环路的建立时间.通过打开或者关断ΣΔ调制器的输出来实现分数和整数分频两种工作模式,仅用一个可编程计数器实现吞脉冲分频器的功能.采用偏置滤波技术以及差分电感,在片压控振荡器具有很低的相位噪声;通过采用开关电容阵列,该压控振荡器可以工作在1.7GHz^2.1GHz的调谐范围.该频率综合器采用0.18μm,1.8VSM IC CMOS工艺实现.SpectreVerilog仿真表明:该频率综合器的环路带宽约为100kHz,在600kHz处的相位噪声优于-123dBc/Hz,具有小于15μs的锁定时间. A self-tuning, adaptive 1. 9GHz fractional-N/integer PLL based frequency synthesizer is proposed in the paper. A combined tuning technique of digital tuning and analog tuning is used to improve the phase noise of frequency synthesizer by decreasing the gain of VCO. The adaptive loop is introduced for automatic adjustment of the loop bandwidth, which can quicken the locking process. Two operation modes （integer/fractional-N） are achieved by switching on/off the output signal of ΣΑ modulator. Just a programmable counter is needed for the swallow pulse divider. The on-chip VCO achieves a low phase noise by utilizing a bias filter technique and a differential inductor, and a 1.7GHz 2.1GHz tuning range by a switched capacitor array. Based on 0.181xm 1.8V SMIC CMOS technology, SpectreVerilog simulation shows that the frequency synthesizer has a 100 kHz loop bandwidth, a 〈 151μs settling time, and the phase noise is lower than -123dBc at 600kHz offset.
作者 黄水龙 王志华 马槐楠
机构地区 清华大学电子工程系 清华大学微电子所
出处 《电子学报》 EI CAS CSCD 北大核心 2006年第5期769-773,共5页 Acta Electronica Sinica
基金 国家863高技术研究发展计划(No.60475018) 国家973重点基础研究发展规划(No.G2000036508)
关键词 频率综合器 压控振荡器 鉴相鉴频器 电荷泵 自调谐 自适应 frequency synthesizer VCO PFD charge pump self-tuning adaptive
分类号 TN791 [电子电信—电路与系统]
  • 相关文献

参考文献12

  • 1黄水龙,王志华.CMOS分数频率综合器设计技术[J].微电子学,2005,35(4):394-399. 被引量：5
  • 2B Miller,R J Conley.A multiple modulator fractional divider[J].IEEE Trans Instrum Meas,1991,40(3):578-583.
  • 3T A Riley,M Copeland,T Kwasniewski.Delta-sigma modulation in fractional-N frequency synthesizer[J].IEEE J.Solid-State Circuits,1993,28(5):553-559.
  • 4W Rhee,B S Song,A Ali.A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order modulator[J].IEEE J.Solid-State Circuits,2000,35(10):1453-1460.
  • 5A Kral.RF-CMOS oscillators with switched tuning[A].IEEE Custom Integrated Circuits Conference[C].New York,NY,USA,1998.555-558.
  • 6Ching-Yuan,Guang-Kaai Dehng.New dynamic flip-flops for High-speed dual-modulus prescaler[J].IEEE J.Solid-State Circuits,1998,33(10):1568-1571.
  • 7Jae-Shin Lee,Min-Sun Keel,Shin-II Lim,Suki Kim.Charge pump with perfect current matching characteristics in phase-locked loops[J].Electronics Letters,2000,36(23):1907-1908.
  • 8Joonsuk Lee,Beomsup Kim.A Low-noise fast-Lock phase-locked loop with adaptive bandwidth control[J].IEEE J.Solid-State Circuits,2000,35(8):1137-1145.
  • 9C Vauncher,D Kasperkovitz.A wide-band tuning system for fully integrated satellite receivers[J].IEEE J.Solid-State Circuits,1998,33(7):987-998.
  • 10Hamid R Rategh,Thomas H Lee.A CMOS frequency synthesizer with an injection-locked frequency divier for a 5-GHz wireless LAN receiver[J].IEEE J.Solid-State Circuits,2000,35(5):780-787.

二级参考文献38

  • 1Reinhardt V. Spur reduction techniques in direct digital synthesizers [A]. Proc 47th Frequency Control Symp [C]. 1993. 230-241.
  • 2Kundert K S. Introduction to RF simulation and its application[J]. J Sol Sta Circ, 1999, 34 (9): 1298-1319.
  • 3Perrott M H, Trott M D, Sodini C G. A modeling approach for ∑-△ fractional-N frequency synthesizers allowing straightforward noise analysis [J]. IEEE J Sol Sta Circ, 2002, 37 (8): 1028-1038.
  • 4De Muer B, Steyaert M S J. On the analysis of ∑-△ fractional-N frequency synthesizers for high-spectral purity [J]. IEEE Trans Circ and Syst-Ⅱ: Analog and Digital Signal Processing, 2003, 50 (11) : 784-793.
  • 5Brigati S, Francesconi F, Malvasi A, et al. Modeling of fractional-N division frequency synthesizers with Simulink and Matlab [A]. Int Conf Electronics, Circuits and Systems [C]. 2001. 1081-1084.
  • 6Lee K. A single-chip 2. 4 GHz direct-conversion CMOS receiver for wireless local loop using multiphase reduced frequency conversion technique [J].IEEE J Sol Sta Circ, 2001, 36 (5): 800-809.
  • 7Rhee W. Design of low-jitter 1-GHz phase-locked loops for digital clock generation [A]. IEEE Proc ISCAS [C]. 1999. 520-523.
  • 8Nakagawa T, Ohira T. A phase noise reduction technique for MMIC frequency synthesizers that uses a new pulse generator LSI [J]. IEEE Trans Microwave Theory and Technique, 1994, 42 (12) : 2579-2582.
  • 9Riley T A, Copeland M, Kwasniewski T. Delta-sigma modulation in fractional-N frequency synthesis [J].IEEE J Sol Sta Circ, 1993, 28 (5) : 553-559.
  • 10Shu K, Sanchez-Sinencio E, Maloberti F, et al. A comparative study of digital ∑-A modulators for fractional-N synthesis [A]. Int Conf Electronics, Circuits and Systems [C]. 2001. 1391-1394.

共引文献4

同被引文献43

引证文献5

二级引证文献4

电子学报
2006年 第5期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部