期刊文献+

矩阵相乘的并行计算及其DSP实现 被引量:2

Parallel Computation of Matrix Multiplication and DSP Implement
下载PDF
导出
摘要 矩阵相乘的速度在阵列信号处理中具有重要意义,并行处理是提高系统运算能力最有效的方法。本文根据矩阵相乘的特点,提出了矩阵相乘的并行算法。同时经分析推导出了矩阵相乘的脉动矩阵方法,得出其在超立方及其平面阵列上的映射,提高了矩阵的运算速度。最后,给出了用DSP实现脉动矩阵的系统方案。 The speed of matrix multiplication is very important in the array signal processing, Parallel processing is the most effective method to improve the system operation. A parallel algorithm for matrix multiplication is proposed according to the characteristic of matrix multiplication. A systolic method for matrix multiplication is resulted by the analysis, which leads to the mapping upon the hypercube and the corresponding plane array. Therefore, the speed of operation is incremented. Finally, an available systolic matrix system scheme based on DSP is given.
出处 《传感技术学报》 EI CAS CSCD 北大核心 2006年第3期737-740,共4页 Chinese Journal of Sensors and Actuators
关键词 DSP 矩阵相乘 脉动矩阵 DSP matrix multiplication systolic structure
  • 相关文献

参考文献6

二级参考文献5

共引文献14

同被引文献17

  • 1张锦雄.矩阵相乘并行算法的MPI实现[J].广西科学院学报,2004,20(4):217-219. 被引量:3
  • 2唐俊奇.多处理机中矩阵乘法的算法研究[J].中国西部科技(学术版),2007(2):4-8. 被引量:5
  • 3杨兴国,郭勇,马厚雪.基于DSP的取样数字式平均器的设计与实现[J].微计算机信息,2007,23(02Z):179-181. 被引量:6
  • 4Wilkinson B,Allen M.并行程序设计[M].陆鑫达,译.北京:机械工业出版社,2002:105—107.
  • 5Geist A, Beguelin A, Dongarra J.PVM:tual machine USA:MIT Press 1994
  • 6Underwood K.FPGAs vs.CPUs:Trends in Peak Floating-point Performance[C]//Proc.of International Symposium on Field Programmable Gate Arrays.Monterey,USA:ACM Press,2004:171-180.
  • 7Campbell S J,Khatri S P.Resource and Delay Efficient Matrix Multiplication Using Newer FPGA Devices[C]//Proc.of the 16th ACM Great Lakes Symposium on VLSI.Philadelphia,USA:ACM Press,2006:308-31 1.
  • 8Dutta H,Hannig F,Ruckdeschel H,et al.Efficient Control Generation for Mapping Nested Loop Programs onto Processor Arrays[J].Journal of Systems Architecture,2007,53 (5):300-309.
  • 9Wolfe M J,Shanklin C,Ortega L.High Performance Compilers for Parallel Computing[M].Boston,USA:Addison-Wesley Longman Publishing Co.,Inc.,1995.
  • 10Asher Y,Rotem N.Automatic Memory Partitioning:Increasing Memory Parallelism via Data Structure Partitioning[C]//Proc.of International Conference on Hardware/Software Codesign and System Synthesis.Scottsdale,USA:IEEE Press,2010:155-161.

引证文献2

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部