期刊文献+

一种适用于低压SC电路的体效应补偿开关

A body effect compensated switch for low voltage switched-capacitor circuits
下载PDF
导出
摘要 为了减少NMOS开关阈值电压变化引起的信号失真,设计了一种适用于低压开关电容电路的体效应补偿开关,并利用该电路实现了一阶非反相开关电容(SC)低通滤波器。基于0.5μm标准CMOS工艺(Vtno=0.7 V,Vtpo=1.0 V)的SPICE仿真和总谐波失真(THD)的仿真结果表明:该电路具有很好的线性特性,采用该电路能够达到更优越的性能。 Aimed at reducing distortion due to the threshold voltage variations of an NMOS switch, the paper introduces the design of a body effect compensated switch applicable to low voltage switched capacitor circuits. The simulation using SPICE, based on 0.5 μm standard CMOS technology ( Vtno =0. 7 V, Vtpo = 1.0 V) indicates that the better performance of the total harmonic distortion (THD) is attributed to the use of the designed circuit in a first-order non-inverting switched-capacitor (SC) low pass filter.
出处 《黑龙江科技学院学报》 CAS 2006年第3期189-192,共4页 Journal of Heilongjiang Institute of Science and Technology
基金 厦门市科技计划项目资助(3502Z20031089)
关键词 体效应补偿 低压 开关电容电路 body effect compensated low voltage switch-capacitor circuits
  • 相关文献

参考文献8

  • 1CASTELLO R,MONTECCHI F,REZZI F,et al.Low-voltage analog filter [ J ].IEEE Trans.on Circuits and Systems Part I,1995,42(11):827-840.
  • 2CHOTB,GRAYPR.A 10 b,20 M samples/s,35 mW pipeline A/D converter [ J].IEEE Solid-state Circuit,1995,30(3):166-172.
  • 3CROLS J,STEYAERT M.Switched-opamp:an approach to realize full CMOS switched capacitor circuits at very low power supply voltages [J].IEEE Solid-state Circuits,1994,8(29):936-942.
  • 4ABO A M,GRAY P R.A 1.5 V,10-bit,14.3-MS/s CMOS pipeline analog-to-digital converter [ J ].IEEE Solid-state Circuits,1999,34(5):599-606.
  • 5DESSOUKY M,KAISER A.Very low-voltage digital-audio deltasigma modulator with 88-dB dynamic range using local switch bootstrapping [J].IEEE Solid-state Circuits,2001,36(3):349-355.
  • 6STEENSGAAR J.Bootstrapped low-voltage analog switches [ J ].IEEE Int.Symp.Circuits and Systems,1999,2:29-32.
  • 7PAN H,SEGAMI M,CHOI M,et al.A3.3 V 12-bit50-MS/s A/D converter in 0.6μm CMOS with over 80-dB SFDR [ J ].IEEE Solid-state Circuits,2000,35(12):1 769-1 780.
  • 8FAVRAT P,DEVAL P,DECLERCQ M.A high-efficiency CMOS voltage doubler [ J ].IEEE Solid-state Circuit,1998,33 (3):410-416.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部