期刊文献+

化学镀技术在超大规模集成电路互连线制造过程的应用 被引量:4

Application of Electrolessplating Technology in Interconnection Manufacturing of Ultralarge-scale Integration
下载PDF
导出
摘要 总结自大马士革铜工艺建立以来,电化学工作者利用化学镀技术围绕该工艺而开展的一系列相关研究,介绍了应用化学镀沉积镍三元合金防扩散层和化学镀铜种子层的研究以及离子束沉积法(Ion ized C lus-ter Beam,ICB)形成Pd催化层后的化学镀铜技术和超级化学镀铜方法.简要叙述化学镀铜技术在超大规模集成电路中的应用,总结化学镀铜技术的研究进展,并指出了今后的发展方向. In this paper, research progresses in electroless plating for damascene copper process were reviewed. Electroless nickel ternary alloy deposition for barrier layer and electroless copper plating for seed layer were presented. Bottom-up copper fill high-aspect-via-hole and electroless plating after ICB-Pd catalytic layer for seed layer were mainly introduced. The applications of electroless plating in ultralarge-scale integration were discussed, and the developing tendency was also suggested.
出处 《电化学》 CAS CSCD 北大核心 2006年第2期125-133,共9页 Journal of Electrochemistry
基金 国家自然科学基金(20573073) 陕西省自然科学基金(2005B13)资助
关键词 化学镀铜 超级化学镀 大马士革铜互连线 种子层 防扩散层 Electroless copper plating, Bottom-up fill, Damascene copper interconnection, Seed layer, Barrier layer
  • 相关文献

参考文献37

  • 1Andricacos P C,Uzoh C,Dukovic J O,et al.Damascene copper electroplating for chip interconnections[J].IBM J.Res.Dev,1998,42 (5):567 ~574.
  • 2Datta M.Applications of electrochemical microfabrication:An introduction[J].IBM J.Res.Dev,1998,42 (5):563~566.
  • 3Chang J C,Chen M C.Passivation of Cu by sputter-deposited Ta and reactively sputter-deposited Ta-nitride layers[J].J.Electrochem.Soc,1998,145:3170.
  • 4Chen X,Peterson G G,Goldberg C,et al.Displacement activation of tanlalun diffusion barrier layer electroless coper deposition[J].J.Mater.Res,1999,14:2043.
  • 5Chang J C,Chen M C.Properties of thin Ta-N films reactively sputtered on Cu/SiO/Si substrates[J].Thin Solid Films,1998,322:213.
  • 6Hayashi Tadao,Matsuoka Masao,Nawafune Hidemi.Electrolesss Plating,Foundation and Application[M].Tokyo:Nikan Technology Publish,1998.109.
  • 7Sullivan E J O,Schrott A G,Paunovic M,et al.Electrolessly deposited diffusion barriers for microlectronics[J].IBM J.Res.Dev,1998,42:607.
  • 8Osaka T,Takano N,Kurokawa T,et al.Fabrication of electroless NiReP barrier layer on SiO2 without sputtered seed layer[J].Solid-State Letter,2002,5 (1):C7~C10.
  • 9Osaka T,Takano N,Kurokawa T,et al.Electroless nickel ternary alloy deposition on SiO2 for application to diffusion barrier layer in copper interconnect technology[J].J.Electrochem.Soc,2002,149 (11):C573 ~C578.
  • 10Hasegawa M,Negishi Y,Nakanishi T,et al.Effects of additives on copper electrodeposition in submicrometer trenches[J].J.Electrochem.Soc,2005,152(4):C221.

同被引文献36

引证文献4

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部