期刊文献+

SoC硬件综合设计中基于Verilog语言的接口程序设计

Interface Design Based on Verilog Language in SoC Hardware Interface Synthesis
下载PDF
导出
摘要 针对系统芯片SoC(System-on-Ch ip)设计中IP复用问题,提出了一种基于状态机FSM(F in iteState M ach ine)自动生成的SoC硬件接口综合设计方法,给出了基于Verilog语言的接口程序设计,通过实例仿真验证了该方法的可行性。该方法可以自动化生成接口程序,对于缩短SoC芯片设计时间,提高IP复用程度等方面提供了一种新的方法。 Aiming at the problem of IP duplicate usage in the design of SoC ( System-on-a-Chip), a hardware interface synthesis method is presented based on the automatic generating by the finite state machine. The interface program based on the hardware description language Verilog is given. The way to formulate the interface program is given. The method is verified through the practical example. The interface program can be generated automatically by using the method. The new method may shorten the design time of SoC and solve the duplicate usage of IP.
作者 张辉 於跃成
出处 《江苏科技大学学报(自然科学版)》 CAS 北大核心 2006年第3期73-76,共4页 Journal of Jiangsu University of Science and Technology:Natural Science Edition
基金 国家自然科学基金(60373076)
关键词 系统芯片 IP 状态机 接口综合 VERILOG system-on-chip intellectual property finite state machine interface synthesis Verilog
  • 相关文献

参考文献4

  • 1[1]RAJAWAT A,BALAKRISHNAN M.Interface Synthesis:Issues and Approaches[C]∥13th International Conference on VLSI Design.India:Calcutta,2000.
  • 2[2]SMITH J,MICHELI G D.Automated composition of hardware components[C]∥Proceedings of the 35th Annual Conference on Design Automation Conference.California:San Francisco,1998.
  • 3高明伦,胡永华.Verilog与PC机接口电路设计[J].合肥:安徽科学技术出版社,2002,.
  • 4章立生,韩承德,等.SoC芯片设计方法及标准化[J].计算机研究与发展,2002,39(1):1-8. 被引量:17

二级参考文献36

  • 1C Lennard. Enabling VC exchange through system-level VC standards. In: Proc of Forum on Design Language. Lyon, France, 1999
  • 2Christopher K Lennard et al. Standard for system level design: Practical, reality or solution in search of a question? In: Proc of the Design, Automation and Test in Europe Conf. Paris, France, 2000
  • 3K Kücükcakar. Analysis of merging core-based design lifecycle. In: ICCAD'98. San Jose, California, 1998
  • 4VSI Alliance. VSIA Architecture Document, Version 1.0. 1997. http:∥www.vsi.org/library/vsi-or.pdf
  • 5D Cottrell, D Mallis, J Morrell. CHDStd-A model for deep submicron design tools. In: Proc of Asia and South Pacific Design Automation Conf. Yokohama, Japan, 1998
  • 6P Flake, S Davidmann. Superlog, a unified design language for system-on-chip. In: Proc of the Asia South-Pacific Design Automation Conf. Yokohama, Japan, 2000
  • 7L Lavagno, E Sentovich. ECL: A specification environment for system-level design. In: Proc of the 36th Design Automation Conf. New Orleans, LA, 1999
  • 8C Liao, S Tjiang, R Gupta. An efficient implementation of reactivity for modeling hardware in the scenic design environment. In: Proc of the 34th Design Automation Conf. Anaheim, California, 1997
  • 9System Level Design Language Homepage. http:∥www.inmet.com/SLDL/
  • 10Stan Y Liao. Towards a new standard for system-level design. In: Proc of the Eighth Int'l Workshop on Hardware/Software Codesign. San Diego, 2000

共引文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部