期刊文献+

SiGe沟道pMOSFET阈值电压模型 被引量:2

Threshold Voltage Model of SiGe Channel pMOSFET
下载PDF
导出
摘要 通过求解泊松方程,综合考虑短沟道效应和漏致势垒降低效应,建立了小尺寸S iG e沟道pM O SFET阈值电压模型,模拟结果和实验数据吻合良好。模拟分析表明,当S iG e沟道长度小于200 nm时,阈值电压受沟道长度、G e组份、衬底掺杂浓度、盖帽层厚度、栅氧化层厚度的影响较大。而对于500 nm以上的沟道长度,可忽略短沟道效应和漏致势垒降低效应对阈值电压的影响。 An analytical model on threshold voltage of SiGe channel pMOSFET is developeu by solving Poisson's equation. Short channel effect (SCE) and drain induced barrier lower (DIBL) are taken into account in the model. Simulated results show satisfactory agreement with experiment data. Simulated results also show : channel length,Ge content, substrate doping concentration,cap layer thickness and gate oxide thickness affect threshold voltage intensively while channel length less than 200 nm. SCE and DIBL may be ignorable while channel length is more than 500 nm.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2006年第2期148-151,156,共5页 Research & Progress of SSE
基金 国家自然科学基金资助(6057602160376019)
关键词 锗硅沟道 金属-氧化物-半导体场效应管 阈值电压 短沟道效应 SiGe channel pMOSFET threshold voltage short-channel effect
  • 相关文献

参考文献11

  • 1Hock G,kohn E,Rosenblad C,et al.High hole mobility in Si0.17 Ge0.83 channel metal-oxide-semiconductor field effect transistors grown by plasma-enhanced chemical vapor deposition[J].Appl Phys Lett,2000;76(26):3 920-3 922
  • 2Kuo J B,Tang M C,Sim J H.An analytical threshold voltage model for siGe-channel PMOS devices[J].Solid-State Electronics,1993; 36:1 349-1 352
  • 3Iniewski K,Voinigescu S,Atcha J,et al.Analytical modeling of threshold voltage in p-channel Si/SiGe/Si MOS structures[J].Solid-State Electronics,1993 ; 36:775-783
  • 4Balestra F,Benachir M,Brini J,et al.Analytical models of subthreshold swing and threshold voltage for thin-and ultra-thin-film SOI MOSFETs[J].IEEE Trans Electron Devices,1990 ; 37(11):2 303-2 311
  • 5Nayfeh H M,Hoyt J L,Antoniadis D A.A physically based analytical model for the threshold voltage of strained-Si n-MOSFETs[J].IEEE Trans Electron Device,2004;51(12):2 069-2 072
  • 6Sze S M.Semiconductor Devices-Physics and Technology[M],2nd Edition,New York:Wiley,2002
  • 7Arora N.MOSFET Model for VLSI Circuit Simulation Theory and Practice[M].USA,Springer-Verlage/Wien,1993(中文版:用于VLSI模拟的小尺寸MOS器件模型--理论与实践.科学出版社,1999)
  • 8Niu G F,Ruan G,Zhang D H.Modeling of the confinement gate voltage range for SiGe channel p-MOSFETs[J].Solid-State-Electronics,1996 ; 39(1):69-73
  • 9Rong Y,Jinsheng L,Jing T,et al.Simulation and comparison of MOS inversion layer quantum mechanics effects in SiGe PMOSFET and Si PMOSFET[J].Microelectronics Journal,2004 ; 35:145-149
  • 10Joo S Y,Wook L J,Hoon K S,et al.Effects of Si_cap layer thinning and Ge segregation on the characteristics of Si/SiGe/Si heterostructure PMOSFETs[J].Solid-State Electronics,2002 ; 46:1 983-1 989

同被引文献63

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部