期刊文献+

体硅LDMOS漂移区杂质分段线性注入模型研究(英文)

Analytical Model for the Piecewise Linearly Graded Doping Drift Region in LDMOS
下载PDF
导出
摘要 提出了体硅LDMOS漂移区杂质浓度分布的一种二维理论模型,根据该模型,如果要使带有场极板的LD MOS得到最佳的性能,那么LDMOS漂移区的杂质浓度必须呈分段线性分布.用半导体专业软件Tsuprem4和Medici模拟证明了该模型十分有效,根据该模型优化得到的新型LDMOS的击穿电压和导通电阻分别比常规LD MOS增加58.8%和降低87.4%. A novel 2D analytical model for the doping profile of the bulk silicon RESURF LDMOS drift region is proposed. According to the proposed model, to obtain good performance, the doping profile in the total drift region of a RESURF LDMOS with a field plate should be piecewise linearly graded. The breakdown voltage of the proposed RESURF LDMOS with a piecewise linearly graded doping drift region is improved by 58. 8%, and the specific on-resistance is reduced by 87. 4% compared with conventional LDMOS. These results are verified by the two-dimensional process simulator Tsuprem-4 and the device simulator Medici.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第6期976-981,共6页 半导体学报(英文版)
基金 国家高技术研究发展计划(批准号:2004AA1Z1060) 江苏省高等学校研究生创新计划(批准号:XM0430) 东南大学优秀博士学位论文基金(批准号:YBJJ0413)资助项目~~
关键词 击穿电压 导通电阻 分段线性 breakdown voltage specific on-resistance piecewise linearly graded doping drift region
  • 相关文献

参考文献18

  • 1Appels J A,Vaes H M L.High voltage thin layer devices (RESURF devices).IEEE IEDM Tech Digest,1979:238
  • 2Ludikhuize A W.A review of RESURF technology.ISPSD,2000:11
  • 3Chang M F,Pifer G,Yilmaz H,et al.Lateral HVIC with 1200V bipolar and field-effect devices.IEEE Trans Electron Devices,1986,33:1992
  • 4Baliaga B J.An overview of smart power technology.IEEE Trans Electron Devices,1991,38:1568
  • 5Charitat G,Bouanane M A,Rossel P.A new junction termination technique for power devices:RESURF LDMOS with SIPOS layers.ISPSD,1992:213
  • 6Zhu Y Z,Liang Y C,Xu S M,et al.Folded gate LDMOS transistor with low on-resistance and high transconductance.IEEE Trans Electron Devices,2001,48 (12):2917
  • 7Kim S L,Yang H Y,Choi Y I.A low on-resistance SOI LDMOS using a recessed source and a trench drain.22nd International Conference on Microelectronics,2000,2:641
  • 8Paul K,Leung Y K,Plummer J D,et al.High voltage LDMOS transistors in sub-micron SOI films.ISPSD,1996:89
  • 9Kim H W,Choi Y I,Chung S K.Linearly graded surfacedoped SOI LDMOSFET with recessed source.Microelectronics Engineering,2000,51/52:547
  • 10Zhang S D,Sin J K O,Lai T M L,et al.Numerical modeling of linear doping profiles for high-voltage thin-film SOI devices.IEEE Trans Electron Devices,1999,46(5):1036

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部