期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

High-Speed,Robust CMOS Dynamic Circuit Design

高速抗噪声CMOS动态电路设计(英文)
下载PDF
导出
摘要 A novel circuit with a narrow pulse driving structure is proposed for enhancing the noise immunity and improving the performance of wide fan-in dynamic circuits. Also,an analytical mode that agrees well with simulations is presented for transistor sizing. Simulation results show that an improvement of up to 12% over the conventional technique at 1GHz is obtained with this circuit,which can run 1.6 times faster than the existing technique with the same noise immunity. 提出了一种利用窄脉冲发生器驱动输出级,以提高电路抗噪声能力,同时保持动态电路的高速特性的多输入动态逻辑电路.提出了这种电路的分析模型,用于说明电路的抗噪声特性和管子的参数设置.在0.18μmCMOS工艺,1.8V的Vdd电压和55℃的环境温度下,模拟结果表明:与现有的两种技术相比,在相同的最坏延时情况下,新结构具有更好的抗噪声能力,分别提升了12%和8%;而在具有相同的抗噪声能力的情况下,新结构具有更快的速度,分别提高了1.6倍和1.4倍.
作者 赖练章 汤庭鳌 林殷茵
机构地区 复旦大学专用集成电路与系统国家重点实验室
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第6期1006-1011,共6页 半导体学报（英文版）
关键词 domino circuit noise immunity HIGH-SPEED KEEPER narrow pulse 多米诺电路 抗噪声能力 高速 电荷保持器 窄脉冲
分类号 TN432 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献7

  • 1Rabaey J M,Chandrakasan A,Nikolic B.Digital integrated circuits:a design perspective.Beijing:Tsinghua University Press,2003
  • 2Wang L,Krishnamurthy R,Soumyanath K,et al.An energyefficient leakage-tolerant dynamic circuit technique.Proc Int ASIC/SOC Conf,2000
  • 3孙旭光,毛志刚,来逢昌.改进结构的64位CMOS并行加法器设计与实现[J].Journal of Semiconductors,2003,24(2):203-208. 被引量：4
  • 4Kabbani A,Al-Khalili A J.A technique for dynamic CMOS noise immunity evaluation.IEEE Trans Circuit Syst I,2003,50(1):74
  • 5Ding L,Mazumder P.On circuit technique to improve noise immunity of CMOS dynamic logic.IEEE Trans Very Large Scale Integration System,2004,12 (9):910
  • 6Alvandpour A,Krishnamurthy R K,Soumyanath K,et al.A sub-130-nm conditional keeper technique.IEEE J Solid-State Circuits,2002,37 (5):633
  • 7Mahmoodi-Meimand H,Roy K.Diode-footed Domino:a leakage-tolerant high fan-in dynamic circuit design style.IEEE Trans Circuit Syst Ⅰ,2004,51(3):495

二级参考文献12

  • 1Naffziger S.A sub-nanosecond 0.5μm 64b adder design.IEEE International Solid-State Circuits Conference,1996:362
  • 2Bernstein K,et al.High speed CMOS design styles.Norwell:Kluwer Academic Publishers,1998
  • 3Masakazu.FET scaling in domino CMOS gates.IEEE J Solid-State Circuits,1985,SC-20(5):1067
  • 4Wurtz L T.An efficient scaling procedure for domino CMOS logic.IEEE J Solid-State Circuits,1993,28(9):979
  • 5Knowles S.A family of adders.Proceedings of 15th IEEESymposium on Computer Arithmetic,2001:277
  • 6Lindkwist H,Andersson P.Dynamic CMOS circuit techniques for delay and power reduction in parallel adder.16th Conference on Advanced Research in VLSI,1995:121
  • 7Udea K,Sasaki N,Sato H,et al.A 64-bit carry look ahead using pass transistor BiCMOS gate.IEEE J Solid-State Circuits,1996,31:810
  • 8Suzuki K,et al.A 500MHz 32bit 0.4μm CMOS RISC processor.IEEE J Solid-State Circuits,1994,29(12):1464
  • 9Hennessy J L,Patterson D A.Computer organization & de-sign the hardware/software interface.Beijing:China Machine Press,1999
  • 10Brent R P,Kung H T.A regular layout for parallel adders.IEEE Trans Comput,1982,31(3):260

共引文献3

Journal of Semiconductors
2006年 第6期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部