期刊文献+

一种基于多相带通结构的信道化滤波器算法 被引量:4

Channel Filter Algorithm Based on Polyphase Structure with Bandpass Filters
下载PDF
导出
摘要 针对信道化滤波器要求运算速度快、消耗资源多、难以实时处理的突出问题,从多相滤波器,信道化滤波器的结构、原理和运算效率分析出发,推导了一种基于多相带通结构的信道化滤波器算法模型。这种算法将现有多相结构信道化滤波器模型中的低通设计改为带通设计,实现了复数乘法运算全部集中在带通滤波环节当中,并采用协调分级DFT算法的实现方案,大幅度节省了硬件资源,提高了运算效率,实现了信道化滤波器在通用FPGA和DSP芯片中的实时处理,硬件仿真结果验证了算法模型的正确性和有效性。 The demand of high-speed and huge consuming resource is the bottleneck ,and it limits the real-time processing of the channel filter. A channel filter algorithm based on polyphase structure with band-pass filters is deduced from the analysis of the structure, the principle and operation efficiency of polyphase and channel filters. The multiplication operation is centered on the polyphase filter stages through changing the low-pass filter in polyphase structure of a channel filter model as the band-pass filter in this algorithm, and DFT operation is performed in FPGA and DSP with two stages. Real-time processing of channel filter is achieved in the current FPGA and DSP with far less resources and efficient operation. The correctness and the validity of the algorithm model is proved by the hardware simulation.
出处 《数据采集与处理》 CSCD 北大核心 2006年第2期133-136,共4页 Journal of Data Acquisition and Processing
基金 某部委基金资助项目
关键词 多相滤波器 信道化滤波器 高效算法 带通滤波器 polyphase filters channel filters high efficiency algorithm band-pass filter
  • 相关文献

参考文献6

  • 1吴伟,唐斌,张鹏.基于多相滤波高效结构的宽带DDC及其FPGA实现[J].数据采集与处理,2004,19(2):210-214. 被引量:9
  • 2Crochiere R E,Rabiner L R. Multirate digital signal processing[M]. Englewoad cliffs: Prentice-Hall Inc,1983 : 289-326.
  • 3Harris F J, Dick C, Rice M. Digital receivers and transmitters using polyphase filter banks for wireless communications[J]. Microwave Theory and Techniques, IEEE Transactions, 2003,51 (4) : 1395-1412.
  • 4Scrikanteswara S, Reed J H,Athanas P. A soft radio architecture for reconfigurable platforms [J].IEEE Communications Magazine, 2000, 38 (2) : 149-158.
  • 5Salim T, Devlin J, Whittington J. FPGA implementation of a phased array DBF using polyphase filters[C]//IEEE Proceedings of International Conference on Field-Programmable Technology, Australia: [s.n.],2004:339-342.
  • 6Ang C N,Turner R H,Courtney T,et al. Virtex FPGA implementation of a polyphase filter for samplerate conversion[C]//Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systemsand Computers. California : [s. n.],2000,1 (29) : 365-369.

二级参考文献8

  • 1Mitola J. The software radio architecture[J]. IEEE Communications Magazine, 1995, 33(5):26~38.
  • 2Mitola J. Software radio architecture: a mathema-tical perspective[J]. IEEE Journal on Selected Areas in Communications, 1999,17(4):514~538.
  • 3Scrikanteswara S, Reed J H, Athanas P, et al. A soft radio architecture for reconfigurable platforms[J]. IEEE Communications Magazine, 2000, 38(2):140~147.
  • 4Vaughan R G, Scott N L, White D R. The theory of bandpass sampling[J]. IEEE Transactions on Signal Processing, 1991, 39(9):1973~1984.
  • 5Qi R, Coakley F P, Evans B G. Practical consider-ation for bandpass sampling[J]. Electronics Letters, 1996,32(20):1861~1862.
  • 6Ako D M, Stockmaster M, Tsui J B Y, et al. Direct bandpass sampling of multiple distinct RF signals[J]. IEEE Transactions on Communications, 1999, 47(7):983~988.
  • 7Petrowski M, Chester D B, Young W R. Single chip digital down converter architecture[A]. Proc IEEE ICASSP[C]. 1993.349~352.
  • 8Fudge J, Legako M, Sehreiner C. An approach to efficient wideband digital down conversion[A]. Proc ICSPAT[C]. Toronto,1998.713~717.

共引文献8

同被引文献22

引证文献4

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部